{"id":"https://openalex.org/W2255015856","doi":"https://doi.org/10.1109/tc.2015.2435772","title":"Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture","display_name":"Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture","publication_year":2015,"publication_date":"2015-05-20","ids":{"openalex":"https://openalex.org/W2255015856","doi":"https://doi.org/10.1109/tc.2015.2435772","mag":"2255015856"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2015.2435772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2435772","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029188471","display_name":"Junwhan Ahn","orcid":"https://orcid.org/0000-0001-7613-0571"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Junwhan Ahn","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Republic of Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029188471"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":5.4907,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.96305308,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"65","issue":"3","first_page":"940","last_page":"951"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8603782057762146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8365607261657715},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7348688244819641},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6687727570533752},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6573683023452759},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6461672186851501},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6201575994491577},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.566875696182251},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.56013423204422},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5476568341255188},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4386637806892395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42215240001678467},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.41314971446990967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3636131286621094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2778230309486389}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8603782057762146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8365607261657715},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7348688244819641},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6687727570533752},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6573683023452759},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6461672186851501},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6201575994491577},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.566875696182251},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.56013423204422},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5476568341255188},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4386637806892395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42215240001678467},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.41314971446990967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3636131286621094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2778230309486389}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2015.2435772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2435772","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8808156539","display_name":null,"funder_award_id":"10041608","funder_id":"https://openalex.org/F4320334879","funder_display_name":"Korea Evaluation Institute of Industrial Technology"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"},{"id":"https://openalex.org/F4320334879","display_name":"Korea Evaluation Institute of Industrial Technology","ror":"https://ror.org/03z9cwa38"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1964044001","https://openalex.org/W1968686941","https://openalex.org/W1971627447","https://openalex.org/W1973459854","https://openalex.org/W2005522813","https://openalex.org/W2006483103","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2019833471","https://openalex.org/W2034097727","https://openalex.org/W2036853599","https://openalex.org/W2040766944","https://openalex.org/W2047379549","https://openalex.org/W2058815081","https://openalex.org/W2060673228","https://openalex.org/W2064977311","https://openalex.org/W2072816445","https://openalex.org/W2082982763","https://openalex.org/W2084007230","https://openalex.org/W2095258606","https://openalex.org/W2097823832","https://openalex.org/W2100901045","https://openalex.org/W2108048675","https://openalex.org/W2115172404","https://openalex.org/W2122287325","https://openalex.org/W2135393827","https://openalex.org/W2136316949","https://openalex.org/W2143773524","https://openalex.org/W2148831941","https://openalex.org/W2149412112","https://openalex.org/W2155551886","https://openalex.org/W2156159026","https://openalex.org/W2157587823","https://openalex.org/W2169875292","https://openalex.org/W2464177207","https://openalex.org/W3144376511","https://openalex.org/W3147620158","https://openalex.org/W4230661076","https://openalex.org/W4231378725","https://openalex.org/W4238816702","https://openalex.org/W4239813889","https://openalex.org/W6682917345","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W2436169747","https://openalex.org/W273173017","https://openalex.org/W1652973653","https://openalex.org/W2801630946","https://openalex.org/W2135365633","https://openalex.org/W2152423944","https://openalex.org/W1988485265"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"RAM":[2],"(STT-RAM)":[3],"has":[4,23],"emerged":[5],"as":[6,26],"an":[7,46],"energy-efficient":[8],"and":[9,98,125],"high-density":[10],"alternative":[11],"to":[12,55,65,85,140,145,188],"SRAM":[13,39,60,167],"for":[14,41],"large":[15],"on-chip":[16],"caches.":[17],"However,":[18],"its":[19],"high":[20],"write":[21,87,109,121],"energy":[22,67,175],"been":[24],"considered":[25],"a":[27,37,72,108,118,138,151,195],"serious":[28],"drawback.":[29],"Hybrid":[30],"caches":[31,179],"mitigate":[32],"this":[33],"problem":[34],"by":[35,116,160,180],"incorporating":[36],"small":[38],"cache":[40,53,61,75,90,96,131,153,192],"write-intensive":[42,157],"data":[43],"along":[44],"with":[45],"STT-RAM":[47],"cache.":[48,80],"In":[49],"such":[50],"architectures,":[51],"choosing":[52],"blocks":[54,91,124,158],"be":[56],"placed":[57,164],"into":[58,165],"the":[59,63,93,104,114,143,161,166,189],"is":[62,84],"key":[64,82],"their":[66],"efficiency.":[68],"This":[69],"paper":[70],"proposes":[71],"new":[73],"hybrid":[74,79,152,178,191],"architecture":[76,154,193],"called":[77],"prediction":[78],"The":[81],"idea":[83,115],"predict":[86],"intensity":[88,110,122],"of":[89,95,123,133,177],"at":[92],"time":[94],"misses":[97,132],"determine":[99],"block":[100],"placement":[101],"based":[102],"on":[103,185],"prediction.":[105],"We":[106,148],"design":[107,150],"predictor":[111,144,162],"that":[112,129,171],"realize":[113],"exploiting":[117],"correlation":[119],"between":[120],"memory":[126],"access":[127],"instructions":[128],"incur":[130],"those":[134],"blocks.":[135],"It":[136],"includes":[137],"mechanism":[139],"dynamically":[141],"adapt":[142],"application":[146],"characteristics.":[147],"also":[149],"in":[155,194],"which":[156],"identified":[159],"are":[163],"region.":[168],"Evaluations":[169],"show":[170],"our":[172],"scheme":[173],"reduces":[174],"consumption":[176],"28":[181],"percent":[182],"(31":[183],"percent)":[184],"average":[186],"compared":[187],"existing":[190],"single-core":[196],"(quad-core)":[197],"system.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}