{"id":"https://openalex.org/W2193198328","doi":"https://doi.org/10.1109/tc.2015.2417540","title":"DRAM Refresh Mechanisms, Penalties, and Trade-Offs","display_name":"DRAM Refresh Mechanisms, Penalties, and Trade-Offs","publication_year":2015,"publication_date":"2015-03-29","ids":{"openalex":"https://openalex.org/W2193198328","doi":"https://doi.org/10.1109/tc.2015.2417540","mag":"2193198328"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2015.2417540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2417540","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037205343","display_name":"Ishwar Bhati","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ishwar Bhati","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000209674","display_name":"Mu-Tien Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101778","display_name":"Samsung (United States)","ror":"https://ror.org/01bfbvm65","country_code":"US","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210101778"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mu-Tien Chang","raw_affiliation_strings":["Samsung, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210101778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060645023","display_name":"Zeshan Chishti","orcid":"https://orcid.org/0000-0002-1455-4843"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zeshan Chishti","raw_affiliation_strings":["Intel Labs, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113824454","display_name":"Shih\u2010Lien Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Lien Lu","raw_affiliation_strings":["Intel Labs, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University Of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University Of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":24.6664,"has_fulltext":false,"cited_by_count":153,"citation_normalized_percentile":{"value":0.99690546,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"65","issue":"1","first_page":"108","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9319477677345276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7440743446350098},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.60585618019104},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5587603449821472},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5258850455284119},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5005395412445068},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4825127124786377},{"id":"https://openalex.org/keywords/refresh-rate","display_name":"Refresh rate","score":0.4818912148475647},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4619581699371338},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4489256739616394},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.44066694378852844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4080659747123718},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2027984857559204},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.16151860356330872},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10016846656799316}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9319477677345276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7440743446350098},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.60585618019104},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5587603449821472},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5258850455284119},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5005395412445068},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4825127124786377},{"id":"https://openalex.org/C109034871","wikidata":"https://www.wikidata.org/wiki/Q949326","display_name":"Refresh rate","level":2,"score":0.4818912148475647},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4619581699371338},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4489256739616394},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.44066694378852844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4080659747123718},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2027984857559204},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.16151860356330872},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10016846656799316},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2015.2417540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2015.2417540","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.696.1641","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.696.1641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.umd.edu/%7Eblj/papers/ieeetc64-XX.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"},{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320338291","display_name":"Sandia National Laboratories","ror":"https://ror.org/01apwpt12"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1522250664","https://openalex.org/W1966282149","https://openalex.org/W1970426108","https://openalex.org/W1978703202","https://openalex.org/W1988664198","https://openalex.org/W1989608846","https://openalex.org/W2026517532","https://openalex.org/W2032512814","https://openalex.org/W2041209283","https://openalex.org/W2043340768","https://openalex.org/W2043634607","https://openalex.org/W2048588974","https://openalex.org/W2084057253","https://openalex.org/W2097243222","https://openalex.org/W2098040113","https://openalex.org/W2103498248","https://openalex.org/W2105102111","https://openalex.org/W2113167168","https://openalex.org/W2113837812","https://openalex.org/W2113958750","https://openalex.org/W2114260887","https://openalex.org/W2118811116","https://openalex.org/W2119092821","https://openalex.org/W2119435553","https://openalex.org/W2119815263","https://openalex.org/W2122646225","https://openalex.org/W2124608923","https://openalex.org/W2130154972","https://openalex.org/W2144005128","https://openalex.org/W2157587823","https://openalex.org/W2162639668","https://openalex.org/W2171148960","https://openalex.org/W2399816701","https://openalex.org/W2478358912","https://openalex.org/W3146736181","https://openalex.org/W3147993829","https://openalex.org/W3150909204","https://openalex.org/W4251504816","https://openalex.org/W6631155369","https://openalex.org/W6641522460","https://openalex.org/W6661161801","https://openalex.org/W6678216939","https://openalex.org/W6793257234"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W2132401245","https://openalex.org/W3089341786","https://openalex.org/W2555826082","https://openalex.org/W1603816627","https://openalex.org/W2557931434","https://openalex.org/W2023569851","https://openalex.org/W3146736181","https://openalex.org/W4233769243","https://openalex.org/W2119092821"],"abstract_inverted_index":{"Ever-growing":[0],"application":[1],"data":[2,122],"footprints":[3],"demand":[4],"faster":[5],"main":[6,18],"memory":[7,19,136],"with":[8],"larger":[9],"capacity.":[10,137],"DRAM":[11,29,64,75,109,167],"has":[12],"been":[13,55],"the":[14,47,59,89,101,114],"technology":[15],"choice":[16],"for":[17,165],"due":[20],"to":[21,35,67,92],"its":[22],"low":[23],"latency":[24],"and":[25,44,49,61,77,110,117,119,134,147,160],"high":[26],"density.":[27],"However,":[28],"cells":[30],"must":[31],"be":[32],"refreshed":[33],"periodically":[34],"preserve":[36],"their":[37],"content.":[38],"Refresh":[39],"operations":[40,94,105],"negatively":[41],"affect":[42],"performance":[43,48,76],"power.":[45],"Traditionally,":[46],"power":[50,78],"overhead":[51],"of":[52,63,74,88],"refresh":[53,69,93,104,115,128,141,149,168],"have":[54],"insignificant.":[56],"But":[57],"as":[58],"size":[60],"speed":[62],"chips":[65],"continue":[66],"increase,":[68],"becomes":[70],"a":[71,85],"dominating":[72],"factor":[73],"dissipation.":[79],"In":[80],"this":[81],"paper,":[82],"we":[83,99,126,162],"conduct":[84],"comprehensive":[86],"study":[87],"issues":[90],"related":[91],"in":[95,103,121,152],"modern":[96,107],"DRAMs.":[97],"Specifically,":[98],"describe":[100],"difference":[102],"between":[106],"synchronous":[108],"traditional":[111],"asynchronous":[112],"DRAM;":[113],"modes":[116],"timings;":[118],"variations":[120],"retention":[123],"time.":[124],"Moreover,":[125],"quantify":[127],"penalties":[129],"versus":[130],"device":[131],"speed,":[132],"size,":[133],"total":[135],"We":[138],"also":[139],"categorize":[140],"mechanisms":[142],"based":[143,156],"on":[144,157],"command":[145],"granularity,":[146],"summarize":[148],"techniques":[150],"proposed":[151],"research":[153],"papers.":[154],"Finally,":[155],"our":[158],"experiments":[159],"observations,":[161],"propose":[163],"guidelines":[164],"mitigating":[166],"penalties.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":15},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":14},{"year":2019,"cited_by_count":19},{"year":2018,"cited_by_count":17},{"year":2017,"cited_by_count":20},{"year":2016,"cited_by_count":16}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}