{"id":"https://openalex.org/W2055166015","doi":"https://doi.org/10.1109/tc.2014.2346185","title":"Design of Hybrid Second-Level Caches","display_name":"Design of Hybrid Second-Level Caches","publication_year":2014,"publication_date":"2014-08-07","ids":{"openalex":"https://openalex.org/W2055166015","doi":"https://doi.org/10.1109/tc.2014.2346185","mag":"2055166015"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2014.2346185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2014.2346185","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/63858","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001423758","display_name":"Alejandro Valero","orcid":"https://orcid.org/0000-0002-0824-5833"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alejandro Valero","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044390347","display_name":"Julio Sahuquillo","orcid":"https://orcid.org/0000-0001-8630-4846"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Julio Sahuquillo","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013237315","display_name":"Salvador Petit","orcid":"https://orcid.org/0000-0003-2426-4134"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Salvador Petit","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101612028","display_name":"Pedro L\u00f3pez","orcid":"https://orcid.org/0000-0003-4544-955X"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Lopez","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040384183","display_name":"J. Duato","orcid":"https://orcid.org/0000-0002-7785-0607"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Duato","raw_affiliation_strings":["Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"[Department of Computer Engineering, Universitat Polit\u00e8cnica de Val\u00e8ncia, Cam\u00ed de Vera S/N, Valencia, Spain]","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":2.7722,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90466977,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"64","issue":"7","first_page":"1884","last_page":"1897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8571861982345581},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8069006204605103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6745479106903076},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4994349479675293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4757225811481476},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4257833659648895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2671692967414856}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8571861982345581},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8069006204605103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6745479106903076},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4994349479675293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4757225811481476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4257833659648895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2671692967414856}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2014.2346185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2014.2346185","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:riunet.upv.es:10251/63858","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/63858","pdf_url":null,"source":{"id":"https://openalex.org/S4306401646","display_name":"Repositorio Institucional de la Universitat Polit\u00e8cnica (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/63858","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/63858","pdf_url":null,"source":{"id":"https://openalex.org/S4306401646","display_name":"Repositorio Institucional de la Universitat Polit\u00e8cnica (Universitat Polit\u00e8cnica de Val\u00e8ncia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G302270494","display_name":null,"funder_award_id":"TIN2012-38341-C04","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G8521584686","display_name":null,"funder_award_id":"TIN2012-38341-C04-01","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1965522623","https://openalex.org/W1967626924","https://openalex.org/W1980364632","https://openalex.org/W2032094184","https://openalex.org/W2038061869","https://openalex.org/W2043340768","https://openalex.org/W2048588974","https://openalex.org/W2050361988","https://openalex.org/W2064037464","https://openalex.org/W2064977311","https://openalex.org/W2068563131","https://openalex.org/W2076264849","https://openalex.org/W2090662896","https://openalex.org/W2099856791","https://openalex.org/W2100799944","https://openalex.org/W2103742924","https://openalex.org/W2103884786","https://openalex.org/W2114429886","https://openalex.org/W2127419525","https://openalex.org/W2131054871","https://openalex.org/W2131081741","https://openalex.org/W2135885084","https://openalex.org/W2159253302","https://openalex.org/W2167540744","https://openalex.org/W2170475078","https://openalex.org/W2323110450","https://openalex.org/W2916411819","https://openalex.org/W3145579537","https://openalex.org/W3147067924","https://openalex.org/W4239929151","https://openalex.org/W4241671525","https://openalex.org/W4245045245","https://openalex.org/W4248310916","https://openalex.org/W4251070938","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2081416538","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W4256652509"],"abstract_inverted_index":{"In":[0,128],"recent":[1],"years,":[2],"embedded":[3],"dynamic":[4],"random-access":[5],"memory":[6],"(eDRAM)":[7],"technology":[8,38,184],"has":[9,39],"been":[10,88],"implemented":[11],"in":[12,43,124],"last-level":[13],"caches":[14],"due":[15],"to":[16,53,71,108,148],"its":[17,41],"low":[18],"leakage":[19],"energy":[20,130,174],"consumption":[21],"and":[22,56,79,112,210],"high":[23],"density.":[24],"However,":[25],"the":[26,47,60,73,94,103,119,164,172,186,199,205,219,228],"fact":[27],"that":[28,190],"eDRAM":[29,57,141,208,216],"presents":[30],"slower":[31],"access":[32],"time":[33],"than":[34,198,213],"static":[35],"RAM":[36],"(SRAM)":[37],"prevented":[40],"inclusion":[42],"higher":[44],"levels":[45],"of":[46,63,97,140,204,207,221,227,231],"cache":[48,104,193,202,217,232],"hierarchy.":[49],"This":[50],"paper":[51,92],"proposes":[52],"mingle":[54],"SRAM":[55,126,151,201,222],"banks":[58,98,223],"within":[59],"data":[61],"array":[62],"second-level":[64],"(L2)":[65],"caches.":[66],"The":[67],"main":[68,85],"goal":[69],"is":[70,106,115,194,224],"achieve":[72],"best":[74],"trade-off":[75],"among":[76],"performance,":[77],"energy,":[78],"area.":[80],"To":[81],"this":[82,91],"end,":[83],"two":[84],"directions":[86],"have":[87],"followed.":[89],"First,":[90],"explores":[93],"optimal":[95],"percentage":[96],"for":[99],"each":[100],"technology.":[101],"Second,":[102],"controller":[105],"redesigned":[107],"deal":[109],"with":[110],"performance":[111,165],"energy.":[113],"Performance":[114],"addressed":[116],"by":[117,135,168,177],"keeping":[118],"most":[120],"likely":[121],"accessed":[122],"blocks":[123],"fast":[125],"banks.":[127,233],"addition,":[129],"savings":[131,175],"are":[132,176],"further":[133],"enhanced":[134],"avoiding":[136],"unnecessary":[137],"destructive":[138],"reads":[139],"blocks.":[142],"Experimental":[143],"results":[144],"show":[145],"that,":[146],"compared":[147],"a":[149,154,181,191,195,214],"conventional":[150,200,215],"L2":[152],"cache,":[153],"hybrid":[155,192],"approach":[156],"requiring":[157],"similar":[158],"or":[159],"even":[160],"lower":[161],"area":[162],"speedups":[163],"on":[166],"average":[167],"5.9":[169],"percent,":[170],"while":[171],"total":[173,229],"32":[178],"percent.":[179],"For":[180],"45":[182],"nm":[183],"node,":[185],"energy-delay-area":[187],"product":[188],"confirms":[189],"better":[196,212],"design":[197],"regardless":[203],"number":[206,220,230],"banks,":[209],"also":[211],"when":[218],"an":[225],"eighth":[226]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}