{"id":"https://openalex.org/W2143113709","doi":"https://doi.org/10.1109/tc.2004.1275295","title":"Implications of clock distribution faults and issues with screening them during manufacturing testing","display_name":"Implications of clock distribution faults and issues with screening them during manufacturing testing","publication_year":2004,"publication_date":"2004-03-23","ids":{"openalex":"https://openalex.org/W2143113709","doi":"https://doi.org/10.1109/tc.2004.1275295","mag":"2143113709"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2004.1275295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2004.1275295","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"C. Metra","raw_affiliation_strings":["D.E.I.S, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"D.E.I.S, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012674084","display_name":"S. Di Francescantonio","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Francescantonio","raw_affiliation_strings":["D.E.I.S, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"D.E.I.S, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.M. Mak","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010725489"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":4.4762,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.94493018,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"53","issue":"5","first_page":"531","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.747909665107727},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6763091087341309},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6350016593933105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.559143602848053},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5590817332267761},{"id":"https://openalex.org/keywords/manufacturing-process","display_name":"Manufacturing process","score":0.5432206392288208},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43572166562080383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25224554538726807},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24509280920028687},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08074447512626648},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07333609461784363}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.747909665107727},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6763091087341309},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6350016593933105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.559143602848053},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5590817332267761},{"id":"https://openalex.org/C2987875673","wikidata":"https://www.wikidata.org/wiki/Q187939","display_name":"Manufacturing process","level":2,"score":0.5432206392288208},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43572166562080383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25224554538726807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24509280920028687},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08074447512626648},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07333609461784363},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2004.1275295","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2004.1275295","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:cris.unibo.it:11585/2038","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/2038","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1549614074","https://openalex.org/W1838879283","https://openalex.org/W1917660505","https://openalex.org/W1979072566","https://openalex.org/W1994777880","https://openalex.org/W2025291261","https://openalex.org/W2040778410","https://openalex.org/W2095950905","https://openalex.org/W2098112833","https://openalex.org/W2105750636","https://openalex.org/W2106290994","https://openalex.org/W2111670167","https://openalex.org/W2113369656","https://openalex.org/W2119927730","https://openalex.org/W2127930006","https://openalex.org/W2154418718","https://openalex.org/W2158584096","https://openalex.org/W2173972090","https://openalex.org/W4240582731"],"related_works":["https://openalex.org/W2173944053","https://openalex.org/W2135304237","https://openalex.org/W3118742810","https://openalex.org/W966343942","https://openalex.org/W2015799581","https://openalex.org/W2516261729","https://openalex.org/W2162517327","https://openalex.org/W2085199272","https://openalex.org/W2374792105","https://openalex.org/W2082028150"],"abstract_inverted_index":{"Based":[0],"on":[1,36],"real":[2],"process":[3],"data":[4],"of":[5,22,40,46,70,87,130,143],"a":[6,67],"reference":[7,42],"microprocessor,":[8],"fault":[9],"models":[10],"are":[11],"derived":[12],"for":[13],"the":[14,23,37,41,47,83,85,106,117,145,151],"manufacturing":[15,80,100,124],"defects":[16],"most":[17,48],"likely":[18,49,95],"to":[19,63,91,96],"affect":[20],"signals":[21],"clock":[24,118,147],"distribution":[25],"network.":[26],"Their":[27],"probability":[28],"is":[29],"estimated":[30],"with":[31],"Inductive":[32],"Fault":[33],"Analysis":[34],"performed":[35],"actual":[38],"layout":[39],"microprocessor.":[43],"The":[44],"effects":[45],"faults":[50,72,89,119,148],"have":[51,59,114,136],"been":[52],"evaluated":[53],"by":[54],"electrical":[55],"level":[56],"simulations.":[57],"We":[58],"found":[60,115,138],"that,":[61,139],"contrary":[62],"common":[64],"assumptions,":[65],"only":[66,127],"small":[68],"percentage":[69],"such":[71,88],"result":[73],"in":[74,126,140],"catastrophic":[75],"failures":[76,93],"easily":[77],"detected":[78,98,122],"during":[79,99,123],"testing.":[81],"On":[82],"contrary,":[84],"majority":[86],"lead":[90],"local":[92],"not":[94],"be":[97,121],"testing,":[101],"despite":[102],"their":[103],"possibly":[104],"compromising":[105],"microprocessor":[107],"operation":[108],"and":[109],"reliability.":[110],"In":[111],"particular,":[112],"we":[113,135],"that":[116],"can":[120],"testing":[125,152],"12":[128],"percent":[129,142],"cases.":[131],"Even":[132],"more":[133],"surprisingly,":[134],"also":[137,149],"10":[141],"cases,":[144],"undetected":[146],"invalidate":[150],"procedure":[153],"itself.":[154]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}