{"id":"https://openalex.org/W2153524092","doi":"https://doi.org/10.1109/tc.2004.1255794","title":"Masking of unknown output values during output response compression by using comparison units","display_name":"Masking of unknown output values during output response compression by using comparison units","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2153524092","doi":"https://doi.org/10.1109/tc.2004.1255794","mag":"2153524092"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2004.1255794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2004.1255794","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"I. Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Kundu","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.M. Reddy","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Iowa, Iowa, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":2.117,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.86904471,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"53","issue":"1","first_page":"83","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9884999990463257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.6742960214614868},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6454527974128723},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.630602240562439},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6240729093551636},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6181064248085022},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6120195984840393},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5344367027282715},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.5219732522964478},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5184030532836914},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4768144488334656},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47294163703918457},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4399517774581909},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.43685054779052734},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43548041582107544},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3041284680366516},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2109278440475464},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11321619153022766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10141122341156006},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09990173578262329}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.6742960214614868},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6454527974128723},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.630602240562439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6240729093551636},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6181064248085022},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6120195984840393},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5344367027282715},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.5219732522964478},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5184030532836914},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4768144488334656},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47294163703918457},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4399517774581909},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.43685054779052734},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43548041582107544},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3041284680366516},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2109278440475464},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11321619153022766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10141122341156006},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09990173578262329},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2004.1255794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2004.1255794","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W1581011258","https://openalex.org/W1863819993","https://openalex.org/W2019631303","https://openalex.org/W2021756047","https://openalex.org/W2124629389","https://openalex.org/W2134998505","https://openalex.org/W2152279620","https://openalex.org/W2153142665","https://openalex.org/W2503952136","https://openalex.org/W4233616805","https://openalex.org/W4250164065"],"related_works":["https://openalex.org/W2364150359","https://openalex.org/W2075356617","https://openalex.org/W2118952760","https://openalex.org/W2157726388","https://openalex.org/W2390529848","https://openalex.org/W2073042086","https://openalex.org/W2789883751","https://openalex.org/W2019719714","https://openalex.org/W2117873690","https://openalex.org/W2408214455"],"abstract_inverted_index":{"A":[0],"circuit":[1,37,50,80,121],"may":[2],"produce":[3],"unknown":[4,17,71],"output":[5,29,33,72,76],"values":[6,30,73],"during":[7],"simulation":[8],"of":[9,25,35,64,78,133],"a":[10,36,43,66,79,82,124,139,158,166],"test":[11,116],"set,":[12],"e.g.,":[13],"due":[14,21],"to":[15,22,41,108,119,128],"an":[16],"initial":[18],"state":[19],"or":[20],"the":[23,32,48,58,62,75,101,111,115,120,134],"existence":[24],"tristate":[26],"elements.":[27],"Unknown":[28],"in":[31,74],"response":[34,77],"make":[38],"it":[39],"impossible":[40],"determine":[42],"single":[44,125,167],"unique":[45,126],"signature":[46,127],"for":[47,56,143,150,162],"fault-free":[49],"when":[51],"built-in":[52,102],"self-test":[53,103],"is":[54,88],"used":[55],"testing":[57],"circuit.":[59],"We":[60],"consider":[61],"problem":[63],"synthesizing":[65],"logic":[67,86],"block":[68,87],"that":[69,100],"replaces":[70],"with":[81,153,165],"known":[83],"constant.":[84],"The":[85,96],"constructed":[89],"from":[90],"building":[91],"blocks":[92],"called":[93],"comparison":[94],"units.":[95],"synthesis":[97,135],"procedure":[98,136],"ensures":[99],"scheme":[104],"will":[105],"be":[106,129],"able":[107],"detect":[109],"all":[110],"faults":[112],"detectable":[113],"by":[114],"set":[117],"applied":[118],"while":[122],"allowing":[123],"computed.":[130],"Two":[131],"variations":[132],"are":[137],"considered,":[138],"two-dimensional":[140],"version":[141,160],"suitable":[142,161],"synchronous":[144],"sequential":[145],"circuits":[146,152,164],"without":[147],"scan":[148,151,155,163,168],"and":[149,157],"multiple":[154],"chains":[156],"one-dimensional":[159],"chain.":[169]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}