{"id":"https://openalex.org/W2117997243","doi":"https://doi.org/10.1109/tc.2003.1252851","title":"A BIST pattern generator design for near-perfect fault coverage","display_name":"A BIST pattern generator design for near-perfect fault coverage","publication_year":2003,"publication_date":"2003-12-01","ids":{"openalex":"https://openalex.org/W2117997243","doi":"https://doi.org/10.1109/tc.2003.1252851","mag":"2117997243"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2003.1252851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1252851","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000575551","display_name":"M. Chatterjee","orcid":null},"institutions":[{"id":"https://openalex.org/I37891753","display_name":"Integrated Device Technology (United States)","ror":"https://ror.org/03yvs0f43","country_code":"US","type":"company","lineage":["https://openalex.org/I37891753","https://openalex.org/I4210153176"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Chatterjee","raw_affiliation_strings":["Internetworking Products Division, Integrated Device Technologies, Inc., Santa Clara, CA, USA","Internetworking Products Div., Integrated Device Technol. Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Internetworking Products Division, Integrated Device Technologies, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I37891753"]},{"raw_affiliation_string":"Internetworking Products Div., Integrated Device Technol. Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I37891753"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113458314","display_name":"Dhiraj K. Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D.K. Pradhan","raw_affiliation_strings":["Department of Computer Science, University of Bristol, Bristol, UK","Department of Computer Science University of Bristol  Bristol UK"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Bristol, Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Computer Science University of Bristol  Bristol UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000575551"],"corresponding_institution_ids":["https://openalex.org/I37891753"],"apc_list":null,"apc_paid":null,"fwci":3.2154,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.91931563,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"52","issue":"12","first_page":"1543","last_page":"1557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.7146620750427246},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6300652027130127},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.605965256690979},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5995804071426392},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5766951441764832},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.503788411617279},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4952172338962555},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.44998690485954285},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4385724365711212},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4376831352710724},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31977033615112305},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.26039406657218933},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1745859980583191},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.17227298021316528},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16481319069862366}],"concepts":[{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.7146620750427246},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6300652027130127},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.605965256690979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5995804071426392},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5766951441764832},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.503788411617279},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4952172338962555},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.44998690485954285},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4385724365711212},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4376831352710724},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31977033615112305},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.26039406657218933},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1745859980583191},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.17227298021316528},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16481319069862366},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.2003.1252851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1252851","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/4e983ded-350f-4fb8-bc93-a54ca7837b03","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/4e983ded-350f-4fb8-bc93-a54ca7837b03","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Chatterjee, M & Pradhan, D 2003, 'A BIST pattern generator design for near-perfect fault coverage', IEEE Transactions on Computers, vol. 52(12), pp. 1543 - 1558 . < http://www.cs.bris.ac.uk/Publications/pub_info.jsp?id=2000281 >","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":55,"referenced_works":["https://openalex.org/W94235600","https://openalex.org/W260727648","https://openalex.org/W287500424","https://openalex.org/W1515082873","https://openalex.org/W1582825744","https://openalex.org/W1838570031","https://openalex.org/W1901025309","https://openalex.org/W1905213452","https://openalex.org/W1934808766","https://openalex.org/W2011039300","https://openalex.org/W2043949919","https://openalex.org/W2096667381","https://openalex.org/W2097270518","https://openalex.org/W2099776611","https://openalex.org/W2102596478","https://openalex.org/W2102838516","https://openalex.org/W2104162027","https://openalex.org/W2104563825","https://openalex.org/W2104918553","https://openalex.org/W2109319621","https://openalex.org/W2110779236","https://openalex.org/W2111761265","https://openalex.org/W2116446160","https://openalex.org/W2117154146","https://openalex.org/W2119348475","https://openalex.org/W2119383009","https://openalex.org/W2120517966","https://openalex.org/W2126693329","https://openalex.org/W2127343408","https://openalex.org/W2127767391","https://openalex.org/W2129183345","https://openalex.org/W2132753694","https://openalex.org/W2133288230","https://openalex.org/W2138274182","https://openalex.org/W2141448714","https://openalex.org/W2147897801","https://openalex.org/W2151905619","https://openalex.org/W2157986239","https://openalex.org/W2159575479","https://openalex.org/W2159653476","https://openalex.org/W2159742780","https://openalex.org/W2161137122","https://openalex.org/W2162547993","https://openalex.org/W2163141849","https://openalex.org/W2163917560","https://openalex.org/W2166016294","https://openalex.org/W2172198098","https://openalex.org/W4241244417","https://openalex.org/W4251092725","https://openalex.org/W4254835411","https://openalex.org/W4256404229","https://openalex.org/W6603882330","https://openalex.org/W6638804629","https://openalex.org/W6677744437","https://openalex.org/W6681006617"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2091833418","https://openalex.org/W1493811107","https://openalex.org/W2117873690","https://openalex.org/W2119351822","https://openalex.org/W3141249762","https://openalex.org/W2110779236","https://openalex.org/W2364150359","https://openalex.org/W2109319621","https://openalex.org/W4241244417"],"abstract_inverted_index":{"A":[0],"new":[1],"design":[2,18,27,165],"methodology":[3,19],"for":[4,87,167,183],"a":[5,37,46,49,68,88,111],"pattern":[6,31,39,59,81,124,153,161,181],"generator":[7,32,40,154],"is":[8,20,64,84,119,155,171],"proposed,":[9],"formulated":[10],"in":[11],"the":[12,54,57,76,79,116,147,151,168],"context":[13],"of":[14,34,56,71,78,114,130,150],"on-chip":[15],"BIST.":[16],"The":[17,30,164],"circuit-specific":[21],"and":[22,48,126,173,186],"uses":[23],"synthesis":[24],"techniques":[25],"to":[26,52,66,99,159,178],"BIST":[28,188],"generators.":[29],"consists":[33],"two":[35],"components:":[36],"pseudorandom":[38,58,80],"(like":[41],"an":[42,91],"LFSR":[43],"or,":[44],"preferably,":[45],"GLFSR)":[47],"combinational":[50,62,93,184],"logic":[51,63,94,169,185],"map":[53],"outputs":[55,77],"generator.":[60,82],"This":[61,117],"synthesized":[65],"produce":[67],"given":[69],"set":[70],"target":[72],"patterns":[73],"by":[74],"mapping":[75],"It":[83],"shown":[85],"that,":[86],"particular":[89],"CUT,":[90],"area-efficient":[92],"block":[95],"can":[96,127,174],"be":[97,175],"designed/synthesized":[98],"achieve":[100],"100":[101],"(or":[102],"almost":[103],"100)":[104],"percent":[105],"single":[106],"stuck-at":[107],"fault":[108,148],"coverage":[109,149],"using":[110],"small":[112],"number":[113],"test":[115,136],"method":[118],"significantly":[120,156],"different":[121],"from":[122],"weighted":[123],"generation":[125,162],"guarantee":[128],"testing":[129],"all":[131],"hard-to-detect":[132],"faults":[133],"without":[134],"expensive":[135],"point":[137],"insertion.":[138],"Experimental":[139],"results":[140],"on":[141],"common":[142],"benchmark":[143],"netlists":[144],"demonstrate":[145],"that":[146],"proposed":[152],"higher":[157],"compared":[158],"conventional":[160],"techniques.":[163],"technique":[166],"mapper":[170],"unique":[172],"used":[176],"effectively":[177],"improve":[179],"existing":[180],"generators":[182],"scan-based":[187],"structures.":[189]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}