{"id":"https://openalex.org/W2110602765","doi":"https://doi.org/10.1109/tc.2003.1234532","title":"On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures","display_name":"On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2110602765","doi":"https://doi.org/10.1109/tc.2003.1234532","mag":"2110602765"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2003.1234532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1234532","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007667456","display_name":"Jo\u00e3o M. P. Cardoso","orcid":"https://orcid.org/0000-0002-7353-1799"},"institutions":[{"id":"https://openalex.org/I71503853","display_name":"University of Algarve","ror":"https://ror.org/014g34x36","country_code":"PT","type":"education","lineage":["https://openalex.org/I71503853"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"J.M.P. Cardoso","raw_affiliation_strings":["Faculty of Sciences and Technology, University of Algarve, Portugal","Fac. of Sci. & Technol., Univ. do Algarve, Faro, Portugal"],"affiliations":[{"raw_affiliation_string":"Faculty of Sciences and Technology, University of Algarve, Portugal","institution_ids":["https://openalex.org/I71503853"]},{"raw_affiliation_string":"Fac. of Sci. & Technol., Univ. do Algarve, Faro, Portugal","institution_ids":["https://openalex.org/I71503853"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5007667456"],"corresponding_institution_ids":["https://openalex.org/I71503853"],"apc_list":null,"apc_paid":null,"fwci":3.2701,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.92089625,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"52","issue":"10","first_page":"1362","last_page":"1375"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8510051965713501},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8066750764846802},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6846656799316406},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6846139430999756},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6398758292198181},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6252794861793518},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5909735560417175},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5313922166824341},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5268512964248657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5265605449676514},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5050094723701477},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.457439661026001},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.44936856627464294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36957770586013794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.345052033662796}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8510051965713501},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8066750764846802},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6846656799316406},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6846139430999756},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6398758292198181},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6252794861793518},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5909735560417175},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5313922166824341},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5268512964248657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5265605449676514},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5050094723701477},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.457439661026001},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.44936856627464294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36957770586013794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.345052033662796},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2003.1234532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1234532","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1482363541","https://openalex.org/W1484369288","https://openalex.org/W1488245440","https://openalex.org/W1511432592","https://openalex.org/W1567363020","https://openalex.org/W1588866005","https://openalex.org/W1597696312","https://openalex.org/W1744570171","https://openalex.org/W1830708738","https://openalex.org/W1941487794","https://openalex.org/W1984407445","https://openalex.org/W2014178157","https://openalex.org/W2022386909","https://openalex.org/W2035850999","https://openalex.org/W2038084901","https://openalex.org/W2039871026","https://openalex.org/W2053013213","https://openalex.org/W2082222980","https://openalex.org/W2085054536","https://openalex.org/W2090068045","https://openalex.org/W2096619507","https://openalex.org/W2100304552","https://openalex.org/W2100380502","https://openalex.org/W2111354701","https://openalex.org/W2113729567","https://openalex.org/W2128239317","https://openalex.org/W2128736314","https://openalex.org/W2132195328","https://openalex.org/W2139709520","https://openalex.org/W2141389982","https://openalex.org/W2141605988","https://openalex.org/W2149449941","https://openalex.org/W2150629404","https://openalex.org/W2154593868","https://openalex.org/W2155742588","https://openalex.org/W2155814884","https://openalex.org/W2168244800","https://openalex.org/W2172054350","https://openalex.org/W4230946966","https://openalex.org/W4231345919","https://openalex.org/W4231361812","https://openalex.org/W4232976630","https://openalex.org/W4247553560","https://openalex.org/W4251289415","https://openalex.org/W4254276749","https://openalex.org/W6637884854","https://openalex.org/W6638478215","https://openalex.org/W6677064224"],"related_works":["https://openalex.org/W2170506987","https://openalex.org/W4232477076","https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2137686989"],"abstract_inverted_index":{"Resource":[0],"virtualization":[1],"on":[2,127,130],"FPGA":[3],"devices,":[4],"achievable":[5],"due":[6],"to":[7,16,29,87,152],"its":[8],"dynamic":[9],"reconfiguration":[10],"capabilities,":[11],"provides":[12],"an":[13,69],"attractive":[14],"solution":[15],"save":[17],"silicon":[18],"area.":[19],"Architectural":[20],"synthesis":[21],"for":[22,59],"dynamically":[23],"reconfigurable":[24],"FPGA-based":[25],"digital":[26],"systems":[27],"needs":[28],"consider":[30],"the":[31,35,49,90,96,100,143,148],"case":[32],"of":[33,37,44,80,92,99,112,134,147],"reducing":[34],"number":[36,91],"temporal":[38,51,76,93],"partitions":[39,94],"(reconfigurations)":[40],"by":[41,68,136],"enabling":[42],"sharing":[43,79],"some":[45],"functional":[46,81],"units":[47],"in":[48,119],"same":[50],"partition.":[52],"This":[53],"paper":[54],"proposes":[55],"a":[56,109,120,131],"novel":[57],"algorithm":[58,85,124,149],"automated":[60],"datapath":[61],"design":[62],"from":[63],"behavioral":[64],"input":[65],"descriptions":[66],"(represented":[67],"acyclic":[70],"dataflow":[71],"graph),":[72],"which":[73],"simultaneously":[74],"performs":[75],"partitioning":[77],"and":[78,95,108,114,129,145],"units.":[82],"The":[83,123],"proposed":[84],"attempts":[86],"minimize":[88],"both":[89],"execution":[97],"latency":[98],"generated":[101],"solution.":[102],"Temporal":[103],"partitioning,":[104],"resource":[105],"sharing,":[106],"scheduling,":[107],"simple":[110],"form":[111],"allocation":[113],"binding":[115],"are":[116],"all":[117],"integrated":[118],"single":[121],"task.":[122],"is":[125],"based":[126],"heuristics":[128],"new":[132],"concept":[133],"construction":[135],"gradually":[137],"enlarging":[138],"timing":[139],"slots.":[140],"Results":[141],"show":[142],"efficiency":[144],"effectiveness":[146],"when":[150],"compared":[151],"existent":[153],"approaches.":[154]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}