{"id":"https://openalex.org/W2133613775","doi":"https://doi.org/10.1109/tc.2003.1228517","title":"VLSI implementation of a low-power antilogarithmic converter","display_name":"VLSI implementation of a low-power antilogarithmic converter","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2133613775","doi":"https://doi.org/10.1109/tc.2003.1228517","mag":"2133613775"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2003.1228517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1228517","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016582938","display_name":"Khalid H. Abed","orcid":"https://orcid.org/0000-0002-5203-2907"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"K.H. Abed","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University, Dayton, OH, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University, Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000997193","display_name":"R. Siferd","orcid":"https://orcid.org/0000-0001-6494-3575"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.E. Siferd","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University, Dayton, OH, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University, Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016582938"],"corresponding_institution_ids":["https://openalex.org/I19648265"],"apc_list":null,"apc_paid":null,"fwci":1.7729,"has_fulltext":false,"cited_by_count":74,"citation_normalized_percentile":{"value":0.85538117,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"52","issue":"9","first_page":"1221","last_page":"1228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8404268026351929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6881975531578064},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5818440318107605},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5537753701210022},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47741711139678955},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.4271969497203827},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42340216040611267},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42340168356895447},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41670671105384827},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39104095101356506},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29243069887161255},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14993569254875183},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07599350810050964}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8404268026351929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6881975531578064},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5818440318107605},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5537753701210022},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47741711139678955},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.4271969497203827},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42340216040611267},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42340168356895447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41670671105384827},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39104095101356506},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29243069887161255},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14993569254875183},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07599350810050964},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2003.1228517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1228517","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515135833","https://openalex.org/W1649344707","https://openalex.org/W1986396242","https://openalex.org/W1994249587","https://openalex.org/W2107624728","https://openalex.org/W2108659637","https://openalex.org/W2111013824","https://openalex.org/W2112527844","https://openalex.org/W2123135716","https://openalex.org/W2130956968","https://openalex.org/W4232621341"],"related_works":["https://openalex.org/W2098218272","https://openalex.org/W2163915119","https://openalex.org/W1572837867","https://openalex.org/W2141748053","https://openalex.org/W2362169398","https://openalex.org/W2046700619","https://openalex.org/W2139353707","https://openalex.org/W3083915265","https://openalex.org/W2160452071","https://openalex.org/W2090688565"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,83],"VLSI":[4,35],"implementation":[5,66],"of":[6,37,72],"unique":[8],"32-bit":[9,76],"antilogarithmic":[10,77],"converter,":[11],"which":[12],"generates":[13],"data":[14],"for":[15],"some":[16],"digital-signal-processing":[17],"(DSP)":[18],"applications.":[19],"Novel":[20],"antilogarithm":[21,81],"correcting":[22,32],"algorithms":[23,39,47],"are":[24,40],"developed":[25],"and":[26,30,62,87,92],"implemented":[27,55],"with":[28],"low-power":[29],"hardware-efficient":[31],"circuits.":[33],"The":[34,52,75],"implementations":[36],"these":[38],"much":[41],"smaller":[42],"than":[43],"other":[44],"hardware":[45],"intensive":[46],"found":[48],"in":[49,82],"the":[50,80],"literature.":[51],"converter":[53,78],"is":[54],"using":[56],"0.6":[57],"/spl":[58],"mu/m":[59],"CMOS":[60],"technology,":[61],"its":[63],"combinational":[64],"logic":[65],"requires":[67],"1500/spl":[68],"lambda//spl":[69],"times/2800/spl":[70],"lambda/":[71],"chip":[73],"area.":[74],"computes":[79],"single":[84],"clock":[85],"cycle":[86],"runs":[88],"at":[89],"100":[90],"MHz":[91],"consumes":[93],"81":[94],"mW.":[95]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}