{"id":"https://openalex.org/W2148999967","doi":"https://doi.org/10.1109/tc.2003.1214337","title":"Variable instruction set architecture and its compiler support","display_name":"Variable instruction set architecture and its compiler support","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2148999967","doi":"https://doi.org/10.1109/tc.2003.1214337","mag":"2148999967"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2003.1214337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1214337","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045354909","display_name":"J. Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I163361683","display_name":"Cognizant (United States)","ror":"https://ror.org/036s7bw54","country_code":"US","type":"company","lineage":["https://openalex.org/I163361683"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Liu","raw_affiliation_strings":["Cognigine Corporation, Fremont, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cognigine Corporation, Fremont, CA, USA","institution_ids":["https://openalex.org/I163361683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003788107","display_name":"Fred Chow","orcid":null},"institutions":[{"id":"https://openalex.org/I163361683","display_name":"Cognizant (United States)","ror":"https://ror.org/036s7bw54","country_code":"US","type":"company","lineage":["https://openalex.org/I163361683"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Chow","raw_affiliation_strings":["Cognigine Corporation, Fremont, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cognigine Corporation, Fremont, CA, USA","institution_ids":["https://openalex.org/I163361683"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084882962","display_name":"T. Kong","orcid":null},"institutions":[{"id":"https://openalex.org/I163361683","display_name":"Cognizant (United States)","ror":"https://ror.org/036s7bw54","country_code":"US","type":"company","lineage":["https://openalex.org/I163361683"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Kong","raw_affiliation_strings":["Cognigine Corporation, Fremont, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cognigine Corporation, Fremont, CA, USA","institution_ids":["https://openalex.org/I163361683"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073453545","display_name":"Ranjan Roy","orcid":"https://orcid.org/0000-0003-3072-2162"},"institutions":[{"id":"https://openalex.org/I163361683","display_name":"Cognizant (United States)","ror":"https://ror.org/036s7bw54","country_code":"US","type":"company","lineage":["https://openalex.org/I163361683"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Roy","raw_affiliation_strings":["Cognigine Corporation, Fremont, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cognigine Corporation, Fremont, CA, USA","institution_ids":["https://openalex.org/I163361683"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045354909"],"corresponding_institution_ids":["https://openalex.org/I163361683"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.22075012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"52","issue":"7","first_page":"881","last_page":"895"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8916479349136353},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8592050075531006},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6271277666091919},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6060765981674194},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5839248299598694},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5542869567871094},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5519471168518066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5467816591262817},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5399377942085266},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5238549709320068},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5002336502075195},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.442035436630249},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.43166863918304443},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.321898877620697},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.17706814408302307}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8916479349136353},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8592050075531006},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6271277666091919},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6060765981674194},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5839248299598694},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5542869567871094},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5519471168518066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5467816591262817},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5399377942085266},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5238549709320068},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5002336502075195},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.442035436630249},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.43166863918304443},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.321898877620697},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.17706814408302307},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.0},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2003.1214337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1214337","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/17","score":0.5099999904632568,"display_name":"Partnerships for the goals"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332564","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W41784264","https://openalex.org/W1555915743","https://openalex.org/W1805184627","https://openalex.org/W1830893350","https://openalex.org/W1968143987","https://openalex.org/W1969031936","https://openalex.org/W1989237971","https://openalex.org/W1994137996","https://openalex.org/W2010594747","https://openalex.org/W2029307214","https://openalex.org/W2033735555","https://openalex.org/W2038076412","https://openalex.org/W2053505858","https://openalex.org/W2060160918","https://openalex.org/W2066670963","https://openalex.org/W2086060345","https://openalex.org/W2090413701","https://openalex.org/W2099961767","https://openalex.org/W2103837157","https://openalex.org/W2110316735","https://openalex.org/W2111130897","https://openalex.org/W2116453623","https://openalex.org/W2116699650","https://openalex.org/W2117720131","https://openalex.org/W2119583160","https://openalex.org/W2122095039","https://openalex.org/W2127126977","https://openalex.org/W2127323825","https://openalex.org/W2154102696","https://openalex.org/W2154593868","https://openalex.org/W2161845376","https://openalex.org/W2163300309","https://openalex.org/W2166627447","https://openalex.org/W2167384564","https://openalex.org/W2169601811","https://openalex.org/W2505968561","https://openalex.org/W2725179571","https://openalex.org/W3044911583","https://openalex.org/W3147835733","https://openalex.org/W4211083078","https://openalex.org/W4232456450","https://openalex.org/W4240982339","https://openalex.org/W4241929226","https://openalex.org/W4247314135","https://openalex.org/W4251394608","https://openalex.org/W4253151903","https://openalex.org/W4253898506","https://openalex.org/W6780752570"],"related_works":["https://openalex.org/W2059179631","https://openalex.org/W4239800473","https://openalex.org/W4246262935","https://openalex.org/W2768980428","https://openalex.org/W2369241479","https://openalex.org/W4238764801","https://openalex.org/W2017069727","https://openalex.org/W1513380625","https://openalex.org/W4254108153","https://openalex.org/W4237797556"],"abstract_inverted_index":{"A":[0],"variable":[1,30],"instruction":[2,16,31,83,92],"set":[3,17,32],"processor":[4,77],"provides":[5,44],"a":[6,41],"dictionary":[7,124,135],"that":[8,43,64,94],"enables":[9,65],"the":[10,14,22,38,57,66,72,76,96,100,109,114,121,144],"compiler":[11,42,54],"to":[12,18,69,80,91,102,108,127,142],"configure":[13],"best":[15],"use":[19,58],"for":[20,50],"executing":[21],"program":[23,132],"being":[24],"compiled.":[25],"This":[26],"paper":[27],"describes":[28],"Cognigine's":[29,152],"communication":[33],"architecture":[34,74],"(VISC":[35],"Architecture)":[36],"and":[37,47,134],"implementation":[39,55],"of":[40,59,75,99,123,146],"effective":[45],"compilation":[46,148],"optimization":[48],"support":[49],"this":[51],"target.":[52],"The":[53,116],"involves":[56],"an":[60,88],"abstract":[61],"operation":[62],"representation":[63],"code":[67],"generator":[68],"optimize":[70],"toward":[71],"core":[73],"without":[78],"committing":[79],"any":[81],"specific":[82],"format.":[84],"It":[85],"then":[86],"uses":[87],"enumeration":[89,117],"approach":[90,118],"scheduling":[93],"determines":[95],"final":[97],"forms":[98],"instructions":[101],"be":[103],"generated":[104],"while":[105],"still":[106],"adhering":[107],"irregular":[110],"constraints":[111],"imposed":[112],"by":[113],"architecture.":[115],"also":[119],"allows":[120],"incorporation":[122],"reuse":[125],"functionality":[126],"provide":[128,139],"trade":[129],"offs":[130],"between":[131],"performance":[133],"budget.":[136],"Finally,":[137],"we":[138],"experimental":[140],"results":[141],"show":[143],"effectiveness":[145],"these":[147],"techniques":[149],"in":[150],"supporting":[151],"VISC":[153],"Architecture.":[154]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}