{"id":"https://openalex.org/W2124752818","doi":"https://doi.org/10.1109/tc.2003.1159751","title":"General models and a reduction design technique for FPGA switch box designs","display_name":"General models and a reduction design technique for FPGA switch box designs","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2124752818","doi":"https://doi.org/10.1109/tc.2003.1159751","mag":"2124752818"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2003.1159751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1159751","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103577909","display_name":"Hongbing Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hongbing Fan","raw_affiliation_strings":["Department of Computer Science, University of Victoria, Victoria, BC, Canada","Dept. of Comput. Sci., Victoria Univ., BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Victoria Univ., BC, Canada","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110945090","display_name":"Jiping Liu","orcid":"https://orcid.org/0000-0002-0448-4474"},"institutions":[{"id":"https://openalex.org/I107949126","display_name":"University of Lethbridge","ror":"https://ror.org/044j76961","country_code":"CA","type":"education","lineage":["https://openalex.org/I107949126"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jiping Liu","raw_affiliation_strings":["Department of Mathematics and Computer Science, University of Lethbridge, Lethbridge, AB, Canada","Department of Mathematics & Computer Science, University of Lethbridge, Lethbridge, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, University of Lethbridge, Lethbridge, AB, Canada","institution_ids":["https://openalex.org/I107949126"]},{"raw_affiliation_string":"Department of Mathematics & Computer Science, University of Lethbridge, Lethbridge, AB, Canada","institution_ids":["https://openalex.org/I107949126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112052620","display_name":"Yu-Liang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, New Territories, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.6055,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94931872,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"52","issue":"1","first_page":"21","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6407498121261597},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.626060962677002},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5903534889221191},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5408436059951782},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4594508111476898},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38510769605636597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3175390958786011},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29811906814575195},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09709477424621582}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6407498121261597},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.626060962677002},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5903534889221191},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5408436059951782},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4594508111476898},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38510769605636597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3175390958786011},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29811906814575195},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09709477424621582},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2003.1159751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2003.1159751","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1484040084","https://openalex.org/W1523051745","https://openalex.org/W1597088765","https://openalex.org/W1952261475","https://openalex.org/W1975756407","https://openalex.org/W2036609864","https://openalex.org/W2040455347","https://openalex.org/W2076729972","https://openalex.org/W2082922651","https://openalex.org/W2098095072","https://openalex.org/W2113669717","https://openalex.org/W2117492357","https://openalex.org/W2143274385","https://openalex.org/W2144853876","https://openalex.org/W2155344136","https://openalex.org/W2177095534","https://openalex.org/W4245077401"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2184011203","https://openalex.org/W2570254841"],"abstract_inverted_index":{"An":[0],"FPGA":[1],"switch":[2,25,32,42,143],"box":[3,43,90,141],"is":[4,11,45,69,76,153],"said":[5],"to":[6,147],"be":[7],"hyper-universal":[8,41,63,87,112,129,138,161],"if":[9],"it":[10],"detailed-routable":[12],"for":[13,62,120,178],"any":[14,121,179],"set":[15],"of":[16,72,79],"multipin":[17],"nets":[18,37],"specifying":[19],"a":[20,58,94,137,156],"routing":[21,176,181],"requirement":[22,182],"over":[23],"the":[24,29,40,53,70,77,148,167],"box.":[26],"Comparing":[27],"with":[28,116,142],"known":[30],"\"universal":[31],"modules\",":[33],"where":[34,67],"only":[35],"2-pin":[36],"are":[38],"considered,":[39],"model":[44],"more":[46],"general":[47],"and":[48,56,74,99,132,136],"powerful.":[49],"This":[50],"paper":[51],"studies":[52],"generic":[54],"problem":[55,92,98],"proposes":[57],"systematic":[59],"designing":[60],"methodology":[61],"(k,":[64,88,113],"W)-switch":[65,89,114,134,140],"boxes,":[66],"k":[68],"number":[71,78,144],"sides":[73],"W":[75],"terminals":[80],"on":[81],"each":[82],"side.":[83],"We":[84,163],"formulate":[85],"this":[86,107],"design":[91,97,104,111,159],"as":[93,183],"k-parfite":[95],"graph":[96],"propose":[100],"an":[101,173],"efficient":[102,174],"reduction":[103,169],"technique.":[105],"Applying":[106],"technique,":[108],"we":[109,126],"can":[110,171],"boxes":[115,135],"low":[117],"O(W)":[118],"switches":[119],"fixed":[122],"k.":[123],"For":[124],"illustration,":[125],"provide":[127],"optimum":[128],"(2,":[130],"W)":[131],"(3,":[133],"(4,":[139],"quite":[145],"close":[146],"lower":[149],"bound":[150],"6W,":[151],"which":[152],"used":[154],"in":[155],"well-known":[157],"commercial":[158],"without":[160],"routability.":[162],"also":[164],"conclude":[165],"that":[166],"proposed":[168],"method":[170],"yield":[172],"detailed":[175],"algorithm":[177],"given":[180],"well.":[184]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}