{"id":"https://openalex.org/W2127085582","doi":"https://doi.org/10.1109/tc.2002.1004585","title":"Test bus sizing for system-on-a-chip","display_name":"Test bus sizing for system-on-a-chip","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2127085582","doi":"https://doi.org/10.1109/tc.2002.1004585","mag":"2127085582"},"language":"en","primary_location":{"id":"doi:10.1109/tc.2002.1004585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2002.1004585","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019420188","display_name":"V. Iyengar","orcid":"https://orcid.org/0000-0001-6696-3940"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Iyengar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":2.6611,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.90531495,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"51","issue":"5","first_page":"449","last_page":"459"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.713301956653595},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6598260998725891},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6341444849967957},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6321854591369629},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5715596675872803},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5668035745620728},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4446370601654053},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43255841732025146},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.41346630454063416},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3079184889793396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30075782537460327},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16582301259040833}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.713301956653595},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6598260998725891},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6341444849967957},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6321854591369629},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5715596675872803},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5668035745620728},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4446370601654053},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43255841732025146},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.41346630454063416},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3079184889793396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30075782537460327},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16582301259040833},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.2002.1004585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.2002.1004585","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1862469596","https://openalex.org/W1931458304","https://openalex.org/W2082632465","https://openalex.org/W2104257589","https://openalex.org/W2119285239","https://openalex.org/W2125811894","https://openalex.org/W2130430551","https://openalex.org/W2155288938","https://openalex.org/W2157072942","https://openalex.org/W2170058895","https://openalex.org/W2170533364","https://openalex.org/W6678905264"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W1594445436","https://openalex.org/W2128920253","https://openalex.org/W2142405811","https://openalex.org/W2164349885"],"abstract_inverted_index":{"System-on-a-chip":[0],"(SOC)":[1],"designs":[2,104],"present":[3,26],"a":[4],"number":[5],"of":[6,38,41,55],"unique":[7],"testability":[8],"challenges":[9],"to":[10,15,57],"system":[11],"integrators.":[12],"Test":[13],"access":[14,22],"embedded":[16],"cores":[17,56],"often":[18],"requires":[19],"dedicated":[20],"test":[21,42,49,58,88,102],"mechanisms":[23],"(TAMs).":[24],"We":[25],"an":[27,75],"improved":[28,39],"approach":[29],"for":[30,87,105],"designing":[31],"efficient":[32,84,101],"TAMs":[33],"and":[34,52,64],"investigate":[35],"the":[36,45,61,70,95,107],"problems":[37],"deserialization":[40],"data":[43,89],"in":[44,60,69],"core":[46],"wrapper,":[47],"optimal":[48,53],"bus":[50,103],"sizing,":[51],"assignment":[54],"buses":[59],"system.":[62],"Place-and-route":[63],"power":[65],"constraints":[66],"are":[67],"incorporated":[68],"model.":[71],"This":[72],"work":[73],"represents":[74],"important":[76],"first":[77],"step":[78],"towards":[79],"combining":[80],"TAM":[81,97],"design":[82,86],"with":[83],"wrapper":[85],"deserialization.":[90],"Experimental":[91],"results":[92],"demonstrate":[93],"that":[94],"proposed":[96],"optimization":[98],"methodology":[99],"provides":[100],"minimizing":[106],"testing":[108],"time.":[109]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}