{"id":"https://openalex.org/W2081656102","doi":"https://doi.org/10.1109/tc.1987.5009497","title":"Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers","display_name":"Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers","publication_year":1987,"publication_date":"1987-12-01","ids":{"openalex":"https://openalex.org/W2081656102","doi":"https://doi.org/10.1109/tc.1987.5009497","mag":"2081656102"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1987.5009497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009497","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103001853","display_name":"Kai Hwang","orcid":"https://orcid.org/0000-0003-2673-4953"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai Hwang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical Engineering, University of Southern California, Los Angeles, CA 90089-0781"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA 90089-0781","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103071668","display_name":"Joydeep Ghosh","orcid":"https://orcid.org/0000-0002-7366-3548"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joydeep Ghosh","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Department of Electrical Engineering, University of Southern California, Los Angeles, CA 90089-0781"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA 90089-0781","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103001853"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":6.2376,"has_fulltext":false,"cited_by_count":156,"citation_normalized_percentile":{"value":0.96289979,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"C-36","issue":"12","first_page":"1450","last_page":"1466"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444588780403137},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.764367938041687},{"id":"https://openalex.org/keywords/hypercube","display_name":"Hypercube","score":0.7044709324836731},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6106308102607727},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5912874937057495},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5833122730255127},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5772284269332886},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.5758689641952515},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5328947305679321},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5286928415298462},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5264965891838074},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5204941630363464},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4403778314590454},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4368547797203064},{"id":"https://openalex.org/keywords/connectionism","display_name":"Connectionism","score":0.4356396198272705},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4333001375198364},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.42364734411239624},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.41815248131752014},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21481913328170776},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1653585433959961},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16300243139266968}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444588780403137},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.764367938041687},{"id":"https://openalex.org/C50820777","wikidata":"https://www.wikidata.org/wiki/Q213723","display_name":"Hypercube","level":2,"score":0.7044709324836731},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6106308102607727},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5912874937057495},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5833122730255127},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5772284269332886},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5758689641952515},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5328947305679321},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5286928415298462},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5264965891838074},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5204941630363464},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4403778314590454},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4368547797203064},{"id":"https://openalex.org/C8521452","wikidata":"https://www.wikidata.org/wiki/Q203790","display_name":"Connectionism","level":3,"score":0.4356396198272705},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4333001375198364},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.42364734411239624},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.41815248131752014},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21481913328170776},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1653585433959961},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16300243139266968},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1987.5009497","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009497","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W35024350","https://openalex.org/W107394504","https://openalex.org/W305264336","https://openalex.org/W333098302","https://openalex.org/W1489635484","https://openalex.org/W1493961399","https://openalex.org/W1540705509","https://openalex.org/W1575745500","https://openalex.org/W1588688985","https://openalex.org/W1809457171","https://openalex.org/W1815303420","https://openalex.org/W1822842400","https://openalex.org/W1963483878","https://openalex.org/W1967810725","https://openalex.org/W1983371431","https://openalex.org/W2004131797","https://openalex.org/W2010623798","https://openalex.org/W2029342163","https://openalex.org/W2031494708","https://openalex.org/W2042876290","https://openalex.org/W2045466646","https://openalex.org/W2053039612","https://openalex.org/W2053908313","https://openalex.org/W2055402279","https://openalex.org/W2068825300","https://openalex.org/W2070573536","https://openalex.org/W2073491596","https://openalex.org/W2109072691","https://openalex.org/W2111167953","https://openalex.org/W2121825985","https://openalex.org/W2123200683","https://openalex.org/W2150714001","https://openalex.org/W2158365276","https://openalex.org/W6601437762","https://openalex.org/W6604240170","https://openalex.org/W6629718989","https://openalex.org/W6632283733","https://openalex.org/W6634223106","https://openalex.org/W6641112933","https://openalex.org/W7070968601"],"related_works":["https://openalex.org/W2052397757","https://openalex.org/W2172228568","https://openalex.org/W1943306263","https://openalex.org/W2102735377","https://openalex.org/W2154741861","https://openalex.org/W2090758225","https://openalex.org/W1980174817","https://openalex.org/W1998817374","https://openalex.org/W2969260674","https://openalex.org/W1976665174"],"abstract_inverted_index":{"A":[0],"new":[1],"class":[2],"of":[3,47,69,79,120,130,135,138],"modular":[4],"networks":[5,22],"is":[6,126,140],"proposed":[7],"for":[8,15,40,85,132],"hierarchically":[9,113],"constructing":[10,70],"massively":[11],"parallel":[12,109],"computer":[13],"systems":[14],"distributed":[16],"supercomputing":[17],"and":[18,50,53,72,94],"AI":[19],"applications.":[20],"These":[21],"are":[23,27,37,99],"called":[24],"hypernets.":[25],"They":[26],"constructed":[28],"incrementally":[29],"with":[30],"identical":[31],"cubelets,":[32],"treelets,":[33],"or":[34,115],"buslets":[35],"that":[36],"well":[38,88],"suited":[39],"VLSI":[41],"implementation.":[42],"Hypernets":[43],"integrate":[44],"positive":[45],"features":[46],"both":[48],"hypercubes":[49],"tree-based":[51],"topologies,":[52],"maintain":[54],"a":[55,112],"constant":[56],"node":[57],"degree":[58],"when":[59],"the":[60,67],"network":[61],"size":[62],"increases.":[63],"This":[64],"paper":[65],"presents":[66],"principles":[68],"hypernets":[71,102,131],"analyzes":[73],"their":[74,105],"architectural":[75],"potentials":[76],"in":[77,111],"terms":[78],"message":[80],"routing":[81],"complexity,":[82],"cost-effective":[83],"support":[84,108,134],"global":[86],"as":[87,89],"localized":[90],"communication,":[91],"I/O":[92],"capabilities,":[93],"fault":[95],"tolerance.":[96],"Several":[97],"algorithms":[98],"mapped":[100],"onto":[101],"to":[103,107],"illustrate":[104],"ability":[106],"processing":[110],"structured":[114],"data-dependent":[116],"environment.":[117],"The":[118,128],"emulation":[119],"hypercube":[121],"connections":[122],"using":[123],"less":[124],"hardware":[125],"shown.":[127],"potential":[129],"efficient":[133],"connectionist":[136],"models":[137],"computation":[139],"also":[141],"explored.":[142]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}