{"id":"https://openalex.org/W1974241316","doi":"https://doi.org/10.1109/tc.1987.5009471","title":"A Characterization of Ternary Simulation of Gate Networks","display_name":"A Characterization of Ternary Simulation of Gate Networks","publication_year":1987,"publication_date":"1987-11-01","ids":{"openalex":"https://openalex.org/W1974241316","doi":"https://doi.org/10.1109/tc.1987.5009471","mag":"1974241316"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1987.5009471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009471","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016883956","display_name":"Janusz Brzozowski","orcid":"https://orcid.org/0000-0003-3390-2767"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Janusz A. Brzozowski","raw_affiliation_strings":["Department of Computer Science, University of Waterloo, Waterloo, ONT, Canada","Department of Computer Science, University of Waterloo, Waterloo, Ont. Canada N2L 3G1"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Department of Computer Science, University of Waterloo, Waterloo, Ont. Canada N2L 3G1","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051882974","display_name":"Carl-Johan H. Seger","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Carl-Johan Seger","raw_affiliation_strings":["Department of Computer Science, University of Waterloo, Waterloo, ONT, Canada","Department of Computer Science, University of Waterloo, Waterloo, Ont. Canada N2L 3G1"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Department of Computer Science, University of Waterloo, Waterloo, Ont. Canada N2L 3G1","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1294,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.84863462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-36","issue":"11","first_page":"1318","last_page":"1327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.856977105140686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5847679376602173},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.560413122177124},{"id":"https://openalex.org/keywords/conjecture","display_name":"Conjecture","score":0.5541797280311584},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5299872756004333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4449484348297119},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4337369203567505},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.4296114146709442},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33261072635650635},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22892510890960693},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.2050504982471466},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1669084131717682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11714616417884827},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11470931768417358},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09100088477134705},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.07001236081123352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.06312572956085205}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.856977105140686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5847679376602173},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.560413122177124},{"id":"https://openalex.org/C2780990831","wikidata":"https://www.wikidata.org/wiki/Q319141","display_name":"Conjecture","level":2,"score":0.5541797280311584},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5299872756004333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4449484348297119},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4337369203567505},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.4296114146709442},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33261072635650635},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22892510890960693},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2050504982471466},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1669084131717682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11714616417884827},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11470931768417358},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09100088477134705},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.07001236081123352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.06312572956085205}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1987.5009471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009471","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322676","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1604419644","https://openalex.org/W1802562210","https://openalex.org/W1983253480","https://openalex.org/W2059454390","https://openalex.org/W2085523192","https://openalex.org/W2120688461","https://openalex.org/W2954255327"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W3016208414","https://openalex.org/W2050492524","https://openalex.org/W2104790384","https://openalex.org/W4254068099","https://openalex.org/W1976665945"],"abstract_inverted_index":{"Ternary":[0],"simulation":[1,20,48],"techniques":[2],"provide":[3],"efficient":[4],"methods":[5],"for":[6],"the":[7,10,16,36,43,46,56,59,66,72],"analysis":[8,62],"of":[9,12,18,35,45,49,58,63],"behavior":[11],"VLSI":[13],"circuits.":[14],"However,":[15],"results":[17,44,57],"ternary":[19,47],"have":[21],"not":[22],"been":[23,80],"completely":[24],"characterized.":[25],"In":[26],"this":[27],"paper":[28],"we":[29],"prove":[30],"a":[31,50,77],"somewhat":[32],"modified":[33],"version":[34],"Brzozowski-Yoeli":[37],"conjecture":[38],"(stated":[39],"in":[40,65,75,82],"1976)":[41],"that":[42],"gate":[51],"network":[52,73],"N":[53,74],"correspond":[54],"to":[55],"binary":[60],"race":[61],"\u00d1":[64,70],"``multiple-winner''":[67],"model,":[68],"where":[69],"is":[71],"which":[76],"delay":[78],"has":[79],"inserted":[81],"each":[83],"wire.":[84]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}