{"id":"https://openalex.org/W1989850581","doi":"https://doi.org/10.1109/tc.1987.5009456","title":"(λT) Complexity Measures for VLSI Computations in Constant Chip Area","display_name":"(λT) Complexity Measures for VLSI Computations in Constant Chip Area","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W1989850581","doi":"https://doi.org/10.1109/tc.1987.5009456","mag":"1989850581"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1987.5009456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009456","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112348165","display_name":"H.C. Card","orcid":null},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Howard C. Card","raw_affiliation_strings":["Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada","institution_ids":["https://openalex.org/I46247651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031283069","display_name":"P.G. Gulak","orcid":null},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P. Glenn Gulak","raw_affiliation_strings":["Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada","institution_ids":["https://openalex.org/I46247651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002826945","display_name":"R.D. McLeod","orcid":"https://orcid.org/0000-0002-3671-5097"},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Robert D. McLeod","raw_affiliation_strings":["Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada","institution_ids":["https://openalex.org/I46247651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057447817","display_name":"W. Pries","orcid":null},"institutions":[{"id":"https://openalex.org/I46247651","display_name":"University of Manitoba","ror":"https://ror.org/02gfys938","country_code":"CA","type":"education","lineage":["https://openalex.org/I46247651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Werner Pries","raw_affiliation_strings":["Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, MAN, Canada","institution_ids":["https://openalex.org/I46247651"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Manitoba, Winnipeg, Man. R3T 2N2, Canada","institution_ids":["https://openalex.org/I46247651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46247651"],"apc_list":null,"apc_paid":null,"fwci":2.1289,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85128411,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-36","issue":"1","first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.9479190707206726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6673634052276611},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6090957522392273},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.597565233707428},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.573722243309021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5499951839447021},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.4806881844997406},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.4705375134944916},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46680644154548645},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.43608492612838745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36943039298057556},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.34546124935150146},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3087674379348755},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2458360493183136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13713890314102173},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09429490566253662},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08213850855827332},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06823736429214478}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.9479190707206726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6673634052276611},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6090957522392273},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.597565233707428},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.573722243309021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5499951839447021},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.4806881844997406},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.4705375134944916},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46680644154548645},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.43608492612838745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36943039298057556},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.34546124935150146},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3087674379348755},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2458360493183136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13713890314102173},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09429490566253662},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08213850855827332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06823736429214478},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1987.5009456","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.5009456","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W380874201","https://openalex.org/W1517179069","https://openalex.org/W1585714998","https://openalex.org/W1967575124","https://openalex.org/W1970462492","https://openalex.org/W1979070393","https://openalex.org/W1997186481","https://openalex.org/W1999211268","https://openalex.org/W2007605962","https://openalex.org/W2016344977","https://openalex.org/W2041131577","https://openalex.org/W2044646290","https://openalex.org/W2062782792","https://openalex.org/W2073335165","https://openalex.org/W2089222147","https://openalex.org/W2132729131","https://openalex.org/W2147036144","https://openalex.org/W2157211828","https://openalex.org/W6673079090"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W1989850581","https://openalex.org/W108605771","https://openalex.org/W2097465621","https://openalex.org/W2148482302","https://openalex.org/W2158905189","https://openalex.org/W2188379963","https://openalex.org/W1964609106"],"abstract_inverted_index":{"The":[0],"computational":[1,35],"complexity":[2],"measures":[3],"introduced":[4],"here":[5],"are":[6,107],"motivated":[7],"by":[8],"the":[9,31,34,45,48,58,73,93,97,101,105,119],"trend":[10],"to":[11,21,24,44,54,109],"higher":[12],"VLSI":[13,38,82,129],"integration":[14],"levels":[15],"(rather":[16],"than":[17,53],"increased":[18],"chip":[19,59],"area)":[20],"accomplish":[22],"solutions":[23],"larger":[25],"problem":[26],"instances.":[27],"It":[28],"seems":[29],"that":[30,84],"increase":[32,56],"in":[33,47,57,80,100,118,127],"power":[36],"of":[37,63,92],"circuits":[39],"can":[40],"be":[41,125],"mainly":[42],"attributed":[43],"reduction":[46],"minimum":[49],"feature":[50],"size":[51],"rather":[52],"an":[55,112],"area.":[60],"In":[61],"view":[62],"this,":[64],"we":[65,122],"present":[66],"a":[67,81],"constant":[68],"area":[69],"perspective":[70],"and":[71,77],"consider":[72],"discrete":[74],"Fourier":[75],"transform":[76],"related":[78],"problems":[79],"model":[83],"has":[85],"\u03bband":[86],"T":[87],"as":[88],"its":[89],"resources.":[90],"Advantages":[91],"mesh":[94],"algorithm":[95,99],"over":[96],"shuffle-exchange":[98],"computation":[102],"time":[103],"for":[104],"DFT":[106],"shown":[108],"arise":[110],"from":[111],"upper":[113],"bound":[114],"on":[115],"current":[116],"density":[117],"wires,":[120],"which":[121],"suggest":[123],"must":[124],"considered":[126],"any":[128],"grid":[130],"model.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}