{"id":"https://openalex.org/W2023869551","doi":"https://doi.org/10.1109/tc.1987.1676911","title":"A New Built-In Self-Test Design for PLA's with Hligh Fault Coverage and Low Overhead","display_name":"A New Built-In Self-Test Design for PLA's with Hligh Fault Coverage and Low Overhead","publication_year":1987,"publication_date":"1987-03-01","ids":{"openalex":"https://openalex.org/W2023869551","doi":"https://doi.org/10.1109/tc.1987.1676911","mag":"2023869551"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1987.1676911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.1676911","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097638948","display_name":"Treuer","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Treuer","raw_affiliation_strings":["Department of Electrical Engineering, McGill University","Department of Electrical Engineering, McGill University, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110913337","display_name":"Agarwal","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Agarwal","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Montreal, QUE, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113938485","display_name":"Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I16656306","display_name":"Meiji University","ror":"https://ror.org/02rqvrp93","country_code":"JP","type":"education","lineage":["https://openalex.org/I16656306"]},{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA","JP"],"is_corresponding":false,"raw_author_name":"Fujiwara","raw_affiliation_strings":["Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","Department of Electrical and Communications Engineering, Meiji University, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, McGill University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Department of Electrical and Communications Engineering, Meiji University, Tokyo, Japan","institution_ids":["https://openalex.org/I16656306"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8211,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86475593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-36","issue":"3","first_page":"369","last_page":"373"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.6609836220741272},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6482213139533997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6010382175445557},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5940520763397217},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4680615961551666},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43466657400131226},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4132368862628937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3940349519252777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29772335290908813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17554235458374023},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17520129680633545}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.6609836220741272},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6482213139533997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6010382175445557},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5940520763397217},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4680615961551666},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43466657400131226},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4132368862628937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3940349519252777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29772335290908813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17554235458374023},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17520129680633545},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1987.1676911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.1676911","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1972369552","https://openalex.org/W2029173745","https://openalex.org/W2044076967","https://openalex.org/W2608590452","https://openalex.org/W6998940146"],"related_works":["https://openalex.org/W2148843359","https://openalex.org/W2989159162","https://openalex.org/W2153201966","https://openalex.org/W2122754719","https://openalex.org/W2139513292","https://openalex.org/W1982569681","https://openalex.org/W1874778078","https://openalex.org/W2005858638","https://openalex.org/W2068588503","https://openalex.org/W1749299286"],"abstract_inverted_index":{"This":[0,34],"correspondence":[1],"presents":[2],"a":[3,12,53,68],"new":[4,35],"built-in":[5],"self-test":[6],"design":[7,36],"for":[8],"PLA's,":[9],"that":[10],"has":[11],"lower":[13],"area":[14],"overhead":[15],"and":[16,28,71,76,88,96],"higher":[17],"multiple":[18,84],"fault":[19],"coverage":[20],"(of":[21],"three":[22],"types":[23],"of":[24,57,82,93],"faults:":[25],"crosspoint,":[26],"stuck,":[27],"bridging)":[29],"than":[30,78],"any":[31],"existing":[32],"design.":[33],"uses":[37],"function":[38,54],"independent":[39,55],"test":[40],"input":[41,97],"patterns":[42],"(which":[43],"are":[44,64],"generated":[45,65],"on":[46],"chip),":[47],"compresses":[48],"the":[49,91],"output":[50],"responses":[51],"into":[52],"string":[56],"parity":[58],"bits":[59],"(whose":[60],"fault-free":[61],"expected":[62],"values":[63],"on-line":[66],"with":[67],"simple":[69],"circuit),":[70],"detects":[72],"all":[73,83],"siqgle":[74],"faults":[75,85],"more":[77],"(":[79],"1":[80],"\u2212\u22122(m+2n)":[81],"where":[86],"m":[87],"n":[89],"represent":[90],"number":[92],"product":[94],"terms":[95],"variables,":[98],"respectively.":[99]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}