{"id":"https://openalex.org/W1684685758","doi":"https://doi.org/10.1109/tc.1987.1676889","title":"A VLSI Implementation of the Simplex Algorithm","display_name":"A VLSI Implementation of the Simplex Algorithm","publication_year":1987,"publication_date":"1987-02-01","ids":{"openalex":"https://openalex.org/W1684685758","doi":"https://doi.org/10.1109/tc.1987.1676889","mag":"1684685758"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1987.1676889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.1676889","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059308670","display_name":"Bertossi","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Bertossi","raw_affiliation_strings":["Department of Computer Science, University of Pisa","Department of Computer Science, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Computer Science, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068387798","display_name":"Bonuccelli","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Bonuccelli","raw_affiliation_strings":["Department of Computer Science, University of Pisa","Department of Computer Science, University of Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Pisa","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"Department of Computer Science, University of Pisa, Pisa, Italy","institution_ids":["https://openalex.org/I108290504"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059308670"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":2.6164,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.87586467,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"C-36","issue":"2","first_page":"241","last_page":"247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8462867736816406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7480750679969788},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6405398845672607},{"id":"https://openalex.org/keywords/simplex-algorithm","display_name":"Simplex algorithm","score":0.6379379034042358},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5602629780769348},{"id":"https://openalex.org/keywords/simplex","display_name":"Simplex","score":0.5285607576370239},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47393494844436646},{"id":"https://openalex.org/keywords/parallel-algorithm","display_name":"Parallel algorithm","score":0.4599548578262329},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45145025849342346},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.3574396073818207},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2050621211528778},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.11036962270736694},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08160075545310974}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8462867736816406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7480750679969788},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6405398845672607},{"id":"https://openalex.org/C144521790","wikidata":"https://www.wikidata.org/wiki/Q134164","display_name":"Simplex algorithm","level":3,"score":0.6379379034042358},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5602629780769348},{"id":"https://openalex.org/C62438384","wikidata":"https://www.wikidata.org/wiki/Q331350","display_name":"Simplex","level":2,"score":0.5285607576370239},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47393494844436646},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.4599548578262329},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45145025849342346},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.3574396073818207},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2050621211528778},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.11036962270736694},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08160075545310974},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1987.1676889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1987.1676889","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1600868657","https://openalex.org/W1666015432","https://openalex.org/W1855954583","https://openalex.org/W1967575124","https://openalex.org/W2027344870","https://openalex.org/W2041333570","https://openalex.org/W2057982630","https://openalex.org/W2069323107","https://openalex.org/W2076680677","https://openalex.org/W2084011265","https://openalex.org/W2090133546","https://openalex.org/W2131853665","https://openalex.org/W2242227345","https://openalex.org/W2611147814","https://openalex.org/W4255338942"],"related_works":["https://openalex.org/W2133667137","https://openalex.org/W2380756614","https://openalex.org/W2384679317","https://openalex.org/W2477407501","https://openalex.org/W1570109187","https://openalex.org/W2366013513","https://openalex.org/W3125083766","https://openalex.org/W4244786412","https://openalex.org/W2028887049","https://openalex.org/W3143155029"],"abstract_inverted_index":{"The":[0,15,102],"use":[1],"of":[2,22,36,60,81,88],"a":[3,9,20,109,114],"special-purpose":[4],"VLSI":[5,115],"chip":[6,16,104],"for":[7,113],"solving":[8],"linear":[10],"programming":[11],"problem":[12],"is":[13,17,25,38,105],"presented.":[14],"structured":[18],"as":[19,107],"mesh":[21,59],"trees":[23,61],"and":[24,74,83,98],"designed":[26],"to":[27],"implement":[28],"the":[29,79,89,95,99],"well-known":[30],"simplex":[31,90],"algorithm.":[32],"A":[33],"high":[34],"degree":[35],"parallelism":[37],"introduced":[39],"in":[40,49],"each":[41],"pivot":[42],"step,":[43],"which":[44],"can":[45],"be":[46],"carried":[47],"out":[48],"O":[50],"(log":[51],"n)":[52,68],"time":[53],"using":[54],"an":[55,63],"m":[56,66,71],"\u00d7":[57],"n":[58,75],"having":[62],"O(mn":[64],"log":[65],"log3":[67],"area":[69],"where":[70],"\u2212":[72,76],"1":[73,77],"are":[78,92],"number":[80],"constraints":[82],"variables,":[84],"respectively.":[85],"Two":[86],"variants":[87],"algorithm":[91],"also":[93],"considered:":[94],"two-phase":[96],"method":[97],"revised":[100],"one.":[101],"proposed":[103],"intended":[106],"being":[108],"possible":[110],"basic":[111],"block":[112],"operations":[116],"research":[117],"machine.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}