{"id":"https://openalex.org/W1692951154","doi":"https://doi.org/10.1109/tc.1986.1676776","title":"An Alternative to Scan Design Methods for Sequential Machines","display_name":"An Alternative to Scan Design Methods for Sequential Machines","publication_year":1986,"publication_date":"1986-04-01","ids":{"openalex":"https://openalex.org/W1692951154","doi":"https://doi.org/10.1109/tc.1986.1676776","mag":"1692951154"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1986.1676776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676776","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://minds.wisconsin.edu/bitstream/1793/10336/1/file_1.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073548365","display_name":"Saluja","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]},{"id":"https://openalex.org/I78757542","display_name":"University of Newcastle Australia","ror":"https://ror.org/00eae9z71","country_code":"AU","type":"education","lineage":["https://openalex.org/I78757542"]}],"countries":["AU","US"],"is_corresponding":false,"raw_author_name":"Saluja","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","Department of Electrical and Computer Engineering, University of Newcastle, Newcastle, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Newcastle, Newcastle, NSW, Australia","institution_ids":["https://openalex.org/I78757542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066149511","display_name":"Dandapani","orcid":null},"institutions":[{"id":"https://openalex.org/I161203489","display_name":"Youngstown State University","ror":"https://ror.org/038zf2n28","country_code":"US","type":"education","lineage":["https://openalex.org/I161203489"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dandapani","raw_affiliation_strings":["Department of Mathematics and Computer Science, Youngstown State University, Youngstown, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, Youngstown State University, Youngstown, OH, USA","institution_ids":["https://openalex.org/I161203489"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3621,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88161341,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-35","issue":"4","first_page":"384","last_page":"388"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11567","display_name":"semigroups and automata theory","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7911758422851562},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6804333329200745},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6307759881019592},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5230841636657715},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.44015926122665405},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4304138720035553},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35280102491378784},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24744859337806702},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24284875392913818},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2132045030593872}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7911758422851562},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6804333329200745},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6307759881019592},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5230841636657715},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.44015926122665405},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4304138720035553},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35280102491378784},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24744859337806702},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24284875392913818},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2132045030593872},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tc.1986.1676776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676776","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:minds.wisconsin.edu:1793/10336","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/10336","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/10336/1/file_1.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:minds.wisconsin.edu:1793/10336","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/10336","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/10336/1/file_1.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1692951154.pdf","grobid_xml":"https://content.openalex.org/works/W1692951154.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W19108984","https://openalex.org/W137266726","https://openalex.org/W1692951154","https://openalex.org/W1845681645","https://openalex.org/W1961087460","https://openalex.org/W1965713788","https://openalex.org/W1967664042","https://openalex.org/W1969430101","https://openalex.org/W1974364927","https://openalex.org/W2002058428","https://openalex.org/W2056860020","https://openalex.org/W2082758488","https://openalex.org/W2147573597","https://openalex.org/W2295649826","https://openalex.org/W3145695359","https://openalex.org/W6600781337"],"related_works":["https://openalex.org/W2131499522","https://openalex.org/W2057961029","https://openalex.org/W2110102663","https://openalex.org/W2948989556","https://openalex.org/W2189059878","https://openalex.org/W1584880327","https://openalex.org/W2151096779","https://openalex.org/W2136066342","https://openalex.org/W3014723713","https://openalex.org/W2105463797"],"abstract_inverted_index":{"The":[0],"problem":[1],"of":[2,53],"testing":[3],"sequential":[4,18],"machines":[5,19],"using":[6],"a":[7,31,57],"checking":[8,49],"experiment":[9],"is":[10,14,60],"investigated.":[11],"An":[12],"algorithm":[13],"given":[15,61],"to":[16,24,36],"augment":[17],"by":[20,47,62],"adding":[21],"extra":[22],"input(s)":[23],"make":[25],"them":[26],"testable.":[27],"We":[28],"also":[29],"present":[30],"circuit":[32],"modification":[33],"method,":[34],"similar":[35],"scan":[37],"methods,":[38],"such":[39],"that":[40],"the":[41,48,64],"augmented":[42],"machine":[43],"can":[44],"be":[45],"tested":[46],"experiment.":[50],"A":[51],"justification":[52],"our":[54],"method":[55],"for":[56],"VLSI":[58],"environment":[59],"determining":[63],"overheads.":[65]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}