{"id":"https://openalex.org/W1607877490","doi":"https://doi.org/10.1109/tc.1986.1676711","title":"Automatic Verification of Sequential Circuits Using Temporal Logic","display_name":"Automatic Verification of Sequential Circuits Using Temporal Logic","publication_year":1986,"publication_date":"1986-12-01","ids":{"openalex":"https://openalex.org/W1607877490","doi":"https://doi.org/10.1109/tc.1986.1676711","mag":"1607877490"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1986.1676711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676711","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Automatic_verification_of_sequential_circuits_using_temporal_logic/6603785","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031741234","display_name":"Browne","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Browne","raw_affiliation_strings":["Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111374025","display_name":"Clarke","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clarke","raw_affiliation_strings":["Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042021989","display_name":"Dill","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dill","raw_affiliation_strings":["Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110649113","display_name":"Mishra","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]},{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mishra","raw_affiliation_strings":["Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA","Department of Computer Science, New York University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Computer Science, New York University, New York, NY, USA","institution_ids":["https://openalex.org/I57206974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5031741234"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":11.3752,"has_fulltext":false,"cited_by_count":203,"citation_normalized_percentile":{"value":0.98961879,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"C-35","issue":"12","first_page":"1035","last_page":"1044"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8808364272117615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8042826652526855},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6860661506652832},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.6601265668869019},{"id":"https://openalex.org/keywords/temporal-logic","display_name":"Temporal logic","score":0.6360626220703125},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6152318716049194},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6031644344329834},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5030538439750671},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4695984125137329},{"id":"https://openalex.org/keywords/linear-temporal-logic","display_name":"Linear temporal logic","score":0.4657052159309387},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4634188711643219},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.46159622073173523},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4547902047634125},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4373430609703064},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.432876318693161},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.42303481698036194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3955671191215515},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39168769121170044},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11021772027015686},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.08032214641571045}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8808364272117615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8042826652526855},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6860661506652832},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.6601265668869019},{"id":"https://openalex.org/C25016198","wikidata":"https://www.wikidata.org/wiki/Q781833","display_name":"Temporal logic","level":2,"score":0.6360626220703125},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6152318716049194},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6031644344329834},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5030538439750671},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4695984125137329},{"id":"https://openalex.org/C4777664","wikidata":"https://www.wikidata.org/wiki/Q1536492","display_name":"Linear temporal logic","level":2,"score":0.4657052159309387},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4634188711643219},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.46159622073173523},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4547902047634125},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4373430609703064},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.432876318693161},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.42303481698036194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3955671191215515},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39168769121170044},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11021772027015686},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.08032214641571045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tc.1986.1676711","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676711","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:repository.cmu.edu:compsci-2515","is_oa":false,"landing_page_url":"http://repository.cmu.edu/compsci/1516","pdf_url":null,"source":{"id":"https://openalex.org/S4306400668","display_name":"Research Showcase @ Carnegie Mellon University (Carnegie Mellon University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74973139","host_organization_name":"Carnegie Mellon University","host_organization_lineage":["https://openalex.org/I74973139"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Computer Science Department","raw_type":"text"},{"id":"pmh:doi:10.1184/r1/6603785","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.466.7835","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.466.7835","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:figshare.com:article/6603785","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Automatic_verification_of_sequential_circuits_using_temporal_logic/6603785","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.1184/r1/6603785.v1","is_oa":true,"landing_page_url":"https://doi.org/10.1184/r1/6603785.v1","pdf_url":null,"source":{"id":"https://openalex.org/S7407050927","display_name":"KiltHub Repository","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/6603785","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Automatic_verification_of_sequential_circuits_using_temporal_logic/6603785","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W31774667","https://openalex.org/W1537957103","https://openalex.org/W1567881920","https://openalex.org/W1576648414","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1967686058","https://openalex.org/W2002128397","https://openalex.org/W2020466520","https://openalex.org/W2054554282","https://openalex.org/W2059454390","https://openalex.org/W2084910510","https://openalex.org/W2103976539","https://openalex.org/W2137865376","https://openalex.org/W4245491991"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4205300843","https://openalex.org/W2361881307","https://openalex.org/W4301348901","https://openalex.org/W2350806125","https://openalex.org/W3155012083","https://openalex.org/W2059150015","https://openalex.org/W2118572231"],"abstract_inverted_index":{"Verifying":[0],"the":[1,27,38],"correctness":[2,116],"of":[3,17,23,29,41,120],"sequential":[4,71],"circuits":[5,72],"has":[6,25],"been":[7],"an":[8,55,66],"important":[9],"problem":[10],"for":[11,33,58,70,115],"a":[12,79,118],"long":[13],"time.":[14],"But":[15],"lack":[16],"any":[18,96],"formal":[19],"and":[20,43,49,99],"efficient":[21],"method":[22],"verification":[24,68,89],"prevented":[26],"creation":[28],"practical":[30],"design":[31],"aids":[32],"this":[34,62],"purpose.":[35],"Since":[36],"all":[37],"known":[39],"techniques":[40],"simulation":[42],"prototype":[44],"testing":[45],"are":[46,76],"time":[47],"consuming":[48],"not":[50,94],"very":[51],"reliable,":[52],"there":[53],"is":[54,100],"acute":[56],"need":[57],"such":[59],"tools.":[60],"In":[61,83],"paper":[63],"we":[64],"describe":[65],"automatic":[67],"system":[69,92],"in":[73,78,117],"which":[74],"specifications":[75],"expressed":[77],"propositional":[80],"temporal":[81],"logic.":[82],"contrast":[84],"to":[85],"most":[86],"other":[87],"mechanical":[88],"systems,":[90],"our":[91],"does":[93],"require":[95],"user":[97],"assistance":[98],"quite":[101],"fast\u2014experimental":[102],"results":[103],"show":[104],"that":[105],"state":[106],"machines":[107],"with":[108],"several":[109],"hundred":[110],"states":[111],"can":[112],"be":[113],"checked":[114],"matter":[119],"seconds!":[121]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}