{"id":"https://openalex.org/W1996017735","doi":"https://doi.org/10.1109/tc.1986.1676653","title":"Testability Conditions for Bilateral Arrays of Combinational Cells","display_name":"Testability Conditions for Bilateral Arrays of Combinational Cells","publication_year":1986,"publication_date":"1986-01-01","ids":{"openalex":"https://openalex.org/W1996017735","doi":"https://doi.org/10.1109/tc.1986.1676653","mag":"1996017735"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1986.1676653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676653","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097745134","display_name":"Vergis","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]},{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vergis","raw_affiliation_strings":["Department of Computer Science, University of Minnesota","Department of Computer Science, University of Minnesota, Minneapolis, MN, USA","Department of Electrical Engineering and Computer Science, Princeton University, Princeton, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Minnesota","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Department of Computer Science, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091182958","display_name":"Steiglitz","orcid":null},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steiglitz","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Princeton University, Princeton, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7767,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.92612613,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"C-35","issue":"1","first_page":"13","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7282602787017822},{"id":"https://openalex.org/keywords/quadratic-growth","display_name":"Quadratic growth","score":0.7184606790542603},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6491026282310486},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.6483619809150696},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6106582283973694},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5359979271888733},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.5208588242530823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46655529737472534},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.45209604501724243},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4304285943508148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3519997000694275},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.2530417740345001},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17077913880348206},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.13408303260803223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08959466218948364}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7282602787017822},{"id":"https://openalex.org/C195956108","wikidata":"https://www.wikidata.org/wiki/Q7268362","display_name":"Quadratic growth","level":2,"score":0.7184606790542603},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6491026282310486},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.6483619809150696},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6106582283973694},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5359979271888733},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.5208588242530823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46655529737472534},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.45209604501724243},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4304285943508148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3519997000694275},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2530417740345001},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17077913880348206},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.13408303260803223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08959466218948364},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1986.1676653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1986.1676653","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W69067646","https://openalex.org/W86055656","https://openalex.org/W1662114873","https://openalex.org/W1839535473","https://openalex.org/W1967575124","https://openalex.org/W1972456335","https://openalex.org/W2005960695","https://openalex.org/W2007904745","https://openalex.org/W2040913799","https://openalex.org/W2044888308","https://openalex.org/W2048531255","https://openalex.org/W2052426900","https://openalex.org/W2056625210","https://openalex.org/W2141439413","https://openalex.org/W2532227279","https://openalex.org/W3031698921","https://openalex.org/W4231393247","https://openalex.org/W4236231374","https://openalex.org/W4285719527","https://openalex.org/W6637130362","https://openalex.org/W6778915344"],"related_works":["https://openalex.org/W2084086280","https://openalex.org/W2027198738","https://openalex.org/W2397767885","https://openalex.org/W2393524141","https://openalex.org/W237421766","https://openalex.org/W3013712002","https://openalex.org/W2365130684","https://openalex.org/W2083114070","https://openalex.org/W2370255574","https://openalex.org/W2169576796"],"abstract_inverted_index":{"Two":[0],"sets":[1],"of":[2,12,35,62,70],"conditions":[3],"are":[4,23,44],"derived":[5],"that":[6],"make":[7],"one-":[8],"dimensional":[9,92],"bilateral":[10,68],"arrays":[11,69],"combinational":[13,76],"cells":[14],"testable":[15],"for":[16,39,89,100,108],"single":[17],"faulty":[18],"cells.":[19],"The":[20,47],"test":[21],"sequences":[22],"preset":[24],"and,":[25],"in":[26,41],"the":[27,33,36,53,57,78,90],"worst":[28],"case,":[29],"grow":[30],"quadratically":[31],"with":[32],"size":[34],"array.":[37],"Conditions":[38],"testability":[40],"linear":[42],"time":[43],"also":[45],"derived.":[46],"basic":[48],"cell":[49],"can":[50,73],"operate":[51],"at":[52,56,77],"bit":[54],"or":[55],"word":[58,79],"level.":[59],"An":[60],"implementation":[61],"FIR":[63],"filters":[64],"using":[65],"(systolic)":[66],"one-dimensional":[67],"cells,":[71],"which":[72],"be":[74],"considered":[75],"level,":[80],"is":[81,94,103],"presented":[82,104],"as":[83,105],"an":[84,106],"example.":[85],"A":[86],"straightforward":[87],"generalization":[88],"two-":[91],"case":[93],"made;":[95],"a":[96],"systolic":[97],"array":[98],"used":[99],"matrix":[101],"multiplication":[102],"example":[107],"this":[109],"case.":[110]},"counts_by_year":[],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}