{"id":"https://openalex.org/W2004014107","doi":"https://doi.org/10.1109/tc.1985.5009408","title":"Detecting I/O and Internal Feedback Bridging Faults","display_name":"Detecting I/O and Internal Feedback Bridging Faults","publication_year":1985,"publication_date":"1985-06-01","ids":{"openalex":"https://openalex.org/W2004014107","doi":"https://doi.org/10.1109/tc.1985.5009408","mag":"2004014107"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1985.5009408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1985.5009408","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102210794","display_name":"Shiyi Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I113940042","display_name":"Shanghai University","ror":"https://ror.org/006teas31","country_code":"CN","type":"education","lineage":["https://openalex.org/I113940042"]},{"id":"https://openalex.org/I148128674","display_name":"University of Shanghai for Science and Technology","ror":"https://ror.org/00ay9v204","country_code":"CN","type":"education","lineage":["https://openalex.org/I148128674"]},{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Shiyi Xu","raw_affiliation_strings":["Shanghai University of Science and Technology, Shanghai, China","State University of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Shanghai University of Science and Technology, Shanghai, China","institution_ids":["https://openalex.org/I148128674","https://openalex.org/I113940042"]},{"raw_affiliation_string":"State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111496416","display_name":"Stephen Y. H. Su","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Y. H. Su","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102210794"],"corresponding_institution_ids":["https://openalex.org/I113940042","https://openalex.org/I123946342","https://openalex.org/I148128674"],"apc_list":null,"apc_paid":null,"fwci":1.021,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.79346405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-34","issue":"6","first_page":"553","last_page":"557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.9524153470993042},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6597961187362671},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6326532363891602},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6298853158950806},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4536950886249542},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.44991254806518555},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4227757453918457},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41528207063674927},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3857406675815582},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35880446434020996},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25233060121536255},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20526167750358582},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18290233612060547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1291731894016266}],"concepts":[{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.9524153470993042},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6597961187362671},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6326532363891602},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6298853158950806},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4536950886249542},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.44991254806518555},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4227757453918457},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41528207063674927},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3857406675815582},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35880446434020996},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25233060121536255},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20526167750358582},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18290233612060547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1291731894016266},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1985.5009408","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1985.5009408","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W189984242","https://openalex.org/W323788668","https://openalex.org/W641734760","https://openalex.org/W1979502538","https://openalex.org/W2049704612","https://openalex.org/W2061218506","https://openalex.org/W2062915593","https://openalex.org/W2066974842","https://openalex.org/W2075034526","https://openalex.org/W2096007426"],"related_works":["https://openalex.org/W2169619406","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W2140414722","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W3114476551"],"abstract_inverted_index":{"The":[0],"testing":[1],"of":[2,80,102],"bridging":[3,73,97],"faults":[4,74,98],"(short":[5],"circuits)":[6],"has":[7,26],"become":[8],"increasingly":[9],"important":[10],"with":[11,49],"the":[12,44],"increasing":[13],"density":[14],"in":[15,29],"VLSI":[16],"(very":[17],"large":[18],"scale":[19],"integration)":[20],"chips.":[21],"Yet":[22],"very":[23],"little":[24],"work":[25],"been":[27],"done":[28],"this":[30,33],"area.":[31],"In":[32],"correspondence,":[34],"based":[35],"on":[36],"a":[37,47,81,87,103],"two-state":[38],"sequential":[39,58],"machine":[40],"model,":[41],"we":[42],"present":[43],"conditions":[45],"for":[46,94],"circuit":[48],"feedback":[50,72,96],"bridgings":[51],"to":[52,55,70,90],"oscillate":[53],"and":[54,77],"exhibit":[56],"stable":[57],"behavior.":[59],"It":[60],"is":[61],"shown":[62],"that":[63],"only":[64],"two":[65],"test":[66,92],"patterns":[67,93],"are":[68],"sufficient":[69],"detect":[71],"between":[75],"input":[76],"output":[78],"lines":[79,101],"general":[82,104],"combinational":[83,105],"network.":[84,106],"We":[85],"derive":[86],"simple":[88],"equation":[89],"generate":[91],"detecting":[95],"among":[99],"internal":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}