{"id":"https://openalex.org/W2065688829","doi":"https://doi.org/10.1109/tc.1984.5009343","title":"Cascading Transmission Gates to Enhance Multiplier Performance","display_name":"Cascading Transmission Gates to Enhance Multiplier Performance","publication_year":1984,"publication_date":"1984-07-01","ids":{"openalex":"https://openalex.org/W2065688829","doi":"https://doi.org/10.1109/tc.1984.5009343","mag":"2065688829"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1984.5009343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1984.5009343","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052858414","display_name":"R.R. Shively","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. R. Shively","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Whippany, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Whippany, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066840238","display_name":"W. V. Robinson","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. V. Robinson","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Whippany, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Whippany, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083750410","display_name":"D. E. Orton","orcid":null},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]},{"id":"https://openalex.org/I1309191912","display_name":"Research Triangle Park Foundation","ror":"https://ror.org/03eqttr49","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I1309191912"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. E. Orton","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., Whippany, NJ, USA","G.E. Microelectronics, Research Triangle Park Laboratory, Whippany, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., Whippany, NJ, USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"G.E. Microelectronics, Research Triangle Park Laboratory, Whippany, NC, USA","institution_ids":["https://openalex.org/I1309191912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5716,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70007005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"C-33","issue":"7","first_page":"677","last_page":"679"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.9355571269989014},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.8195872902870178},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5615916848182678},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5375532507896423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5229980945587158},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5194951295852661},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4246426522731781},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.4175068736076355},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4075864553451538},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3583530783653259},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.256009042263031},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2537361979484558},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12355193495750427},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09302175045013428}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.9355571269989014},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.8195872902870178},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5615916848182678},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5375532507896423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5229980945587158},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5194951295852661},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4246426522731781},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.4175068736076355},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4075864553451538},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3583530783653259},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.256009042263031},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2537361979484558},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12355193495750427},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09302175045013428},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1984.5009343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1984.5009343","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1983849809","https://openalex.org/W2026445983","https://openalex.org/W2035382240","https://openalex.org/W2048773562","https://openalex.org/W2089448146","https://openalex.org/W2110514386"],"related_works":["https://openalex.org/W4310520322","https://openalex.org/W3006681749","https://openalex.org/W2809889545","https://openalex.org/W1948588291","https://openalex.org/W3165307257","https://openalex.org/W3129152221","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W2058461810","https://openalex.org/W4226211266"],"abstract_inverted_index":{"A":[0],"high-speed":[1],"Wallace-tree":[2],"type":[3],"combinational":[4],"multiplier":[5],"chip":[6],"has":[7],"been":[8,29],"fabricated":[9],"as":[10],"a":[11],"technology":[12],"demonstration":[13],"device":[14,53],"using":[15],"1.5":[16],"\u03bcm":[17],"NMOS":[18],"processing.":[19],"Multiply":[20],"rates":[21],"well":[22],"in":[23,44,47],"excess":[24],"of":[25,36],"40":[26],"mHz":[27],"have":[28],"obtained":[30],"from":[31],"laboratory":[32],"devices.":[33],"Extensive":[34],"use":[35],"cascaded":[37],"MOS":[38],"transmission-gate":[39],"(or":[40],"steering)":[41],"logic":[42],"resulted":[43],"worthwhile":[45],"improvements":[46],"power,":[48],"average":[49],"gate":[50],"delay,":[51],"and":[52],"topology.":[54]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}