{"id":"https://openalex.org/W1970313909","doi":"https://doi.org/10.1109/tc.1984.1676480","title":"The Design of Easily Testable VLSI Array Multipliers","display_name":"The Design of Easily Testable VLSI Array Multipliers","publication_year":1984,"publication_date":"1984-06-01","ids":{"openalex":"https://openalex.org/W1970313909","doi":"https://doi.org/10.1109/tc.1984.1676480","mag":"1970313909"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1984.1676480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1984.1676480","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105403330","display_name":"Shen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091826","display_name":"Carnegie Mellon University Australia","ror":"https://ror.org/00ds41r10","country_code":"AU","type":"education","lineage":["https://openalex.org/I4210091826","https://openalex.org/I74973139"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["AU","US"],"is_corresponding":true,"raw_author_name":"Shen","raw_affiliation_strings":["SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie-Mellon University","SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie-Mellon University#TAB#"],"affiliations":[{"raw_affiliation_string":"SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie-Mellon University","institution_ids":["https://openalex.org/I74973139","https://openalex.org/I4210091826"]},{"raw_affiliation_string":"SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie-Mellon University#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113466446","display_name":"Ferguson","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ferguson","raw_affiliation_strings":["SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","[SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA]"],"affiliations":[{"raw_affiliation_string":"SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"[SRC-CMU Center for Computer-Aided Design, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA]","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5105403330"],"corresponding_institution_ids":["https://openalex.org/I4210091826","https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":4.7921,"has_fulltext":false,"cited_by_count":110,"citation_normalized_percentile":{"value":0.93797381,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"C-33","issue":"6","first_page":"554","last_page":"560"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8322076797485352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49841856956481934},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4381099045276642},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42431485652923584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4027838706970215},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3870643377304077},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3862234354019165},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.33105194568634033},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26205915212631226},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17592087388038635},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1652701199054718}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8322076797485352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49841856956481934},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4381099045276642},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42431485652923584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4027838706970215},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3870643377304077},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3862234354019165},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.33105194568634033},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26205915212631226},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17592087388038635},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1652701199054718},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1984.1676480","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1984.1676480","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1578458555","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1970313909","https://openalex.org/W2005960695","https://openalex.org/W2034476614","https://openalex.org/W2052426900","https://openalex.org/W2062371155","https://openalex.org/W2145501384","https://openalex.org/W2150255775","https://openalex.org/W2532227279","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W61292821","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W4281295723","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W101478184","https://openalex.org/W1986774039"],"abstract_inverted_index":{"Array":[0],"multipliers":[1,33],"are":[2,20,104],"well":[3],"suited":[4],"for":[5,106],"VLSI":[6,18],"implementation":[7],"because":[8],"of":[9,63,68,81,116,133],"the":[10,82,107,117,139,142],"regularity":[11],"in":[12,76],"their":[13],"iterative":[14],"structure.":[15],"However,":[16],"most":[17],"circuits":[19],"difficult":[21],"to":[22,37,93,123],"test.":[23],"This":[24],"correspondence":[25],"shows":[26],"that,":[27],"with":[28],"appropriate":[29],"cell":[30],"design,":[31],"array":[32,43,71,84,111,119,136],"can":[34,53],"be":[35,38,54,94,124],"designed":[36],"very":[39],"easily":[40],"testable.":[41],"An":[42],"multiplier":[44,72,85,120],"is":[45,74,86,91,121,145],"called":[46],"C-testable":[47,95,125],"if":[48],"all":[49],"its":[50],"adder":[51],"cells":[52],"exhaustively":[55],"tested":[56],"while":[57],"requiring":[58],"only":[59,98],"a":[60],"constant":[61],"number":[62],"test":[64,100,129],"patterns.":[65,101,130],"The":[66,78,88,131],"testability":[67],"two":[69,134],"well-known":[70],"structures":[73],"studied":[75],"detail.":[77],"conventional":[79],"design":[80,90,115],"carry\u2013save":[83],"modified.":[87],"modified":[89,114],"shown":[92,122],"and":[96,126,141],"requires":[97,127],"16":[99],"Similar":[102],"results":[103],"obtained":[105],"Baugh\u2013Wooley":[108,118],"two's":[109],"complement":[110],"multiplier.":[112],"A":[113],"55":[128],"C-testability":[132],"other":[135],"multipliers,":[137],"namely":[138],"carry\u2013propagate":[140],"TRW":[143],"designs,":[144],"also":[146],"presented.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}