{"id":"https://openalex.org/W1842919635","doi":"https://doi.org/10.1109/tc.1983.1676333","title":"Optimal Wiring of Movable Terminals","display_name":"Optimal Wiring of Movable Terminals","publication_year":1983,"publication_date":"1983-09-01","ids":{"openalex":"https://openalex.org/W1842919635","doi":"https://doi.org/10.1109/tc.1983.1676333","mag":"1842919635"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1983.1676333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676333","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032106427","display_name":"Gopal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gopal","raw_affiliation_strings":["IBM T. J. Watson Research Center","IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center","institution_ids":[]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030644251","display_name":"Coppersmith","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Coppersmith","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113728320","display_name":"Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wong","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032106427"],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":3.9347,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.92282932,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-32","issue":"9","first_page":"845","last_page":"858"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.7436779141426086},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.74005126953125},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.6978074312210083},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6859225034713745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6273746490478516},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4416285753250122},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42746439576148987},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3966689705848694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.396234929561615},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38332903385162354},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3023064136505127},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21234318614006042},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.1361096203327179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13019171357154846}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.7436779141426086},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.74005126953125},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.6978074312210083},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6859225034713745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6273746490478516},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4416285753250122},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42746439576148987},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3966689705848694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.396234929561615},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38332903385162354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3023064136505127},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21234318614006042},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1361096203327179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13019171357154846},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1983.1676333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676333","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1761548667","https://openalex.org/W2022971294","https://openalex.org/W2058082836","https://openalex.org/W2097774291","https://openalex.org/W2137152947","https://openalex.org/W2752853835","https://openalex.org/W2752908210","https://openalex.org/W4230749111","https://openalex.org/W4230770668"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2018755015","https://openalex.org/W2098218272"],"abstract_inverted_index":{"In":[0],"this":[1,43,67],"paper":[2],"we":[3,106,118],"consider":[4],"the":[5,51,55,71,75],"problem":[6,15],"of":[7,18,22,29,74,90,102],"local":[8],"wiring":[9,31],"in":[10,33],"a":[11,30,36],"VLSI":[12],"chip.":[13],"The":[14],"is":[16],"one":[17,24],"interconnecting":[19],"two":[20],"sets":[21],"terminals,":[23],"set":[25],"on":[26],"each":[27],"side":[28],"channel,":[32],"accordance":[34],"with":[35],"given":[37],"interconnection":[38],"pattern,":[39],"and":[40,61,121],"to":[41,109],"accomplish":[42],"while":[44],"minimizing":[45],"some":[46,96,101],"objective":[47,78,98,104],"function.":[48],"We":[49],"make":[50],"further":[52],"assumption":[53],"that":[54,66],"terminals":[56],"are":[57,80,107],"not":[58,69],"rigidly":[59],"positioned":[60],"can":[62],"be":[63],"\"moved\"":[64],"provided":[65],"does":[68],"change":[70],"structural":[72],"intent":[73],"circuit.":[76],"Several":[77],"functions":[79],"considered-channel":[81],"width,":[82],"channel":[83,85,87],"length,":[84],"area,":[86],"perimeter,":[88],"number":[89],"via":[91],"holes,":[92],"as":[93,95],"well":[94],"constrained":[97],"functions.":[99],"For":[100],"these":[103],"functions,":[105],"able":[108],"find":[110],"polynomial":[111],"time":[112],"optimal":[113],"algorithms":[114],"while,":[115],"for":[116],"others,":[117],"prove":[119],"NP-completeness":[120],"suggest":[122],"efficient":[123],"heuristics.":[124]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}