{"id":"https://openalex.org/W2041626134","doi":"https://doi.org/10.1109/tc.1983.1676143","title":"Direct Implementation of Discrete and Residue-Based Functions Via Optimal Encoding: A Programmable Array Logic Approach","display_name":"Direct Implementation of Discrete and Residue-Based Functions Via Optimal Encoding: A Programmable Array Logic Approach","publication_year":1983,"publication_date":"1983-10-01","ids":{"openalex":"https://openalex.org/W2041626134","doi":"https://doi.org/10.1109/tc.1983.1676143","mag":"2041626134"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1983.1676143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676143","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046620750","display_name":"C. Papachristou","orcid":"https://orcid.org/0000-0002-5399-3208"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Papachristou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","Department of Electrical and Computer Engineering, University of Cincinnati#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Cincinnati#TAB#","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5046620750"],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":1.6388,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.83253914,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-32","issue":"10","first_page":"961","last_page":"968"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7604062557220459},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5921482443809509},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5435935258865356},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.5035373568534851},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5011045932769775},{"id":"https://openalex.org/keywords/truth-table","display_name":"Truth table","score":0.4927673637866974},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4680931866168976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46491557359695435},{"id":"https://openalex.org/keywords/residue-number-system","display_name":"Residue number system","score":0.41132792830467224},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.37012869119644165},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3259633779525757},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30819857120513916},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.2440810203552246}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7604062557220459},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5921482443809509},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5435935258865356},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.5035373568534851},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5011045932769775},{"id":"https://openalex.org/C56949724","wikidata":"https://www.wikidata.org/wiki/Q219079","display_name":"Truth table","level":2,"score":0.4927673637866974},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4680931866168976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46491557359695435},{"id":"https://openalex.org/C71480937","wikidata":"https://www.wikidata.org/wiki/Q3086516","display_name":"Residue number system","level":2,"score":0.41132792830467224},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37012869119644165},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3259633779525757},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30819857120513916},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.2440810203552246},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1983.1676143","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1983.1676143","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W223997788","https://openalex.org/W604690376","https://openalex.org/W1489433220","https://openalex.org/W1666015432","https://openalex.org/W1967575124","https://openalex.org/W1977245664","https://openalex.org/W1990458532","https://openalex.org/W1999660882","https://openalex.org/W2007732434","https://openalex.org/W2008970023","https://openalex.org/W2036820000","https://openalex.org/W2040091309","https://openalex.org/W2061734844","https://openalex.org/W2065966163","https://openalex.org/W2093794779","https://openalex.org/W2121554601","https://openalex.org/W2121782003","https://openalex.org/W2157999631","https://openalex.org/W2169299054","https://openalex.org/W2172184773","https://openalex.org/W2336259629","https://openalex.org/W3048349091","https://openalex.org/W4238161243","https://openalex.org/W4285719527","https://openalex.org/W4300542707","https://openalex.org/W6782309989"],"related_works":["https://openalex.org/W2530574867","https://openalex.org/W4381743479","https://openalex.org/W2991280424","https://openalex.org/W3110331480","https://openalex.org/W1947310360","https://openalex.org/W2951333260","https://openalex.org/W2545076974","https://openalex.org/W4252659349","https://openalex.org/W2286731084","https://openalex.org/W1987620618"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,170],"technique":[4,176],"for":[5,72],"direct":[6],"truth":[7],"table":[8],"implementation":[9],"of":[10,35,48,56,75,82,86,132,145,149,183],"residue-based":[11],"functions":[12,182],"by":[13,114],"an":[14],"encoding":[15,74,121,175],"scheme":[16,25,167],"that":[17,96],"employs":[18],"programmable":[19],"array":[20],"logic":[21,64],"(PAL)":[22],"technology.":[23],"The":[24,46,174],"models":[26],"the":[27,33,44,54,60,63,73,76,80,84,97,103,119,128,143,147,152,156,165,181],"basic":[28],"associative":[29],"memory":[30],"operation,":[31],"i.e.,":[32,59],"detection":[34],"matchings":[36],"between":[37],"input":[38],"patterns":[39],"and":[40,88,151],"prestored":[41],"information":[42],"in":[43,62,164,169,186],"PAL's.":[45],"complexity":[47,85],"this":[49],"model":[50],"is":[51,70,94,99,177],"related":[52],"to":[53,124,159,180],"amount":[55],"stored":[57],"logic,":[58,185],"P-terms":[61],"arrays.":[65],"A":[66],"linear":[67],"programming":[68],"approach":[69],"proposed":[71],"residue":[77],"set":[78],"with":[79,107,155],"objective":[81],"minimizing":[83],"addition":[87,98],"multiplication,":[89],"modulo":[90,105],"M,":[91,106],"simultaneously.":[92],"It":[93],"shown":[95,158],"more":[100,161],"complex":[101],"than":[102,168],"multiplication":[104],"both":[108],"(two-operand)":[109],"operations":[110],"being":[111],"upper":[112],"bounded":[113],"O(M2).":[115],"Results":[116],"produced":[117],"using":[118],"optimal":[120],"compare":[122],"favorably":[123],"corresponding":[125],"results":[126],"regarding":[127],"usual":[129],"binary":[130],"representation":[131],"residues.":[133],"Practical":[134],"constraints":[135],"are":[136],"also":[137,178],"considered":[138],"such":[139],"as":[140],"limitations":[141],"on":[142],"number":[144,148],"pins,":[146],"P-terms,":[150],"chip":[153],"area,":[154],"latter":[157],"be":[160],"efficiently":[162],"utilized":[163],"PAL":[166],"ROM-or":[171],"PLA-based":[172],"implementation.":[173],"applicable":[179],"discrete":[184],"general.":[187]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}