{"id":"https://openalex.org/W1988183536","doi":"https://doi.org/10.1109/tc.1982.1676100","title":"An Expression Model for Extraction and Evaluation of Parallelism in Control Structures","display_name":"An Expression Model for Extraction and Evaluation of Parallelism in Control Structures","publication_year":1982,"publication_date":"1982-09-01","ids":{"openalex":"https://openalex.org/W1988183536","doi":"https://doi.org/10.1109/tc.1982.1676100","mag":"1988183536"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1982.1676100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1982.1676100","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Wei","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wei","raw_affiliation_strings":["Bell Laboratories, Holmdel, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bell Laboratories, Holmdel, NJ, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012029502","display_name":"Sholl","orcid":null},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sholl","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Connecticut, Storrs, CT, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Connecticut, Storrs, CT, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.694,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71860618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-31","issue":"9","first_page":"851","last_page":"863"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.852025032043457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8311883211135864},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6588718295097351},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5794215202331543},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5265876650810242},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.51394122838974},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5117151737213135},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5019035339355469},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.44564688205718994},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.43371209502220154},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4222724437713623},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2936299443244934},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15353354811668396},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12344101071357727}],"concepts":[{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.852025032043457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8311883211135864},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6588718295097351},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5794215202331543},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5265876650810242},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.51394122838974},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5117151737213135},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5019035339355469},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.44564688205718994},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.43371209502220154},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4222724437713623},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2936299443244934},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15353354811668396},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12344101071357727}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1982.1676100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1982.1676100","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W129923990","https://openalex.org/W1554451661","https://openalex.org/W1855231947","https://openalex.org/W1976975048","https://openalex.org/W1990300406","https://openalex.org/W2008052783","https://openalex.org/W2045738064","https://openalex.org/W2051357184","https://openalex.org/W2068991269","https://openalex.org/W2081272455","https://openalex.org/W2091343420","https://openalex.org/W2104680817","https://openalex.org/W2106001218","https://openalex.org/W2114876342","https://openalex.org/W2152720686","https://openalex.org/W2171795575","https://openalex.org/W6652611072"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W2003935582","https://openalex.org/W74409296","https://openalex.org/W1991844655","https://openalex.org/W2105992728","https://openalex.org/W1229628","https://openalex.org/W2009213655","https://openalex.org/W2494130044","https://openalex.org/W2593878938","https://openalex.org/W305742777"],"abstract_inverted_index":{"In":[0],"the":[1],"last":[2],"few":[3],"years":[4],"advancements":[5],"in":[6,30,70,78],"VLSI":[7],"technology":[8],"have":[9],"brought":[10],"about":[11],"practical":[12],"research":[13],"consideration":[14],"of":[15,68],"distributed":[16],"computer":[17],"system":[18],"applications.":[19],"A":[20],"significant":[21],"question":[22],"is,":[23],"\"What":[24],"potential":[25,75],"improvements":[26],"may":[27],"be":[28],"expected":[29,79],"an":[31,64],"algorithm":[32],"when":[33],"its":[34,41],"control":[35],"structure":[36],"is":[37],"altered":[38],"to":[39,59,72],"maximize":[40],"internal":[42],"parallelism?\"":[43],"This":[44],"paper":[45],"develops":[46],"a":[47],"general":[48],"model":[49],"for":[50],"this":[51],"area":[52],"based":[53],"on":[54],"computation":[55],"structures,":[56],"defines":[57],"algorithms":[58],"extract":[60],"parallelism,":[61],"and":[62],"examines":[63],"experimental":[65],"test":[66],"set":[67],"programs":[69],"PL/1":[71],"assess":[73],"their":[74],"performance":[76],"improvement":[77],"execution":[80],"time.":[81]},"counts_by_year":[],"updated_date":"2026-07-07T14:30:12.667765","created_date":"2025-10-10T00:00:00"}