{"id":"https://openalex.org/W2005551673","doi":"https://doi.org/10.1109/tc.1982.1676039","title":"Error Tolerant Design of Multivalued Logic Functions","display_name":"Error Tolerant Design of Multivalued Logic Functions","publication_year":1982,"publication_date":"1982-06-01","ids":{"openalex":"https://openalex.org/W2005551673","doi":"https://doi.org/10.1109/tc.1982.1676039","mag":"2005551673"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1982.1676039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1982.1676039","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107866810","display_name":"Porter","orcid":null},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Porter","raw_affiliation_strings":["Department of Electrical Engineering, Louisiana State University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Louisiana State University","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5107866810"],"corresponding_institution_ids":["https://openalex.org/I121820613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1295373,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-31","issue":"6","first_page":"551","last_page":"554"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6064119338989258},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5903339385986328},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.557270348072052},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4849412739276886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4699031710624695},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4286350905895233},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42632532119750977},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4130350351333618},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40032505989074707},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2809755802154541},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12004563212394714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11344581842422485},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10564377903938293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6064119338989258},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5903339385986328},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.557270348072052},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4849412739276886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4699031710624695},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4286350905895233},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42632532119750977},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4130350351333618},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40032505989074707},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2809755802154541},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12004563212394714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11344581842422485},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10564377903938293},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1982.1676039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1982.1676039","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1543073047","https://openalex.org/W1976842477","https://openalex.org/W1976970225","https://openalex.org/W2060622026","https://openalex.org/W2313403968","https://openalex.org/W4255801121"],"related_works":["https://openalex.org/W2746929098","https://openalex.org/W1970410908","https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W4296473373","https://openalex.org/W2108229542","https://openalex.org/W2782719366","https://openalex.org/W1518382973","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"The":[0],"effect":[1],"of":[2,8],"component":[3],"errors":[4],"on":[5],"the":[6],"behavior":[7],"polylogic":[9],"circuits":[10],"is":[11,20,28],"considered.":[12],"A":[13],"design":[14,24],"procedure":[15],"which":[16],"minimizes":[17],"these":[18],"effects":[19],"developed.":[21],"An":[22],"example":[23],"exhibiting":[25],"improved":[26],"performance":[27],"presented.":[29]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}