{"id":"https://openalex.org/W2019017708","doi":"https://doi.org/10.1109/tc.1981.1675842","title":"A Layout System for the Random Logic Portion of an MOS LSI Chip","display_name":"A Layout System for the Random Logic Portion of an MOS LSI Chip","publication_year":1981,"publication_date":"1981-08-01","ids":{"openalex":"https://openalex.org/W2019017708","doi":"https://doi.org/10.1109/tc.1981.1675842","mag":"2019017708"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1981.1675842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1981.1675842","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075992971","display_name":"Shirakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shirakawa","raw_affiliation_strings":["Departrment of Electronic Engineering, Osaka University","Departrment of Electronic Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departrment of Electronic Engineering, Osaka University","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Departrment of Electronic Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013128698","display_name":"Okuda","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Okuda","raw_affiliation_strings":["Computer Aided Design Center, Sharp Corporation, Nara, Japan","Departrment of Electronic Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Aided Design Center, Sharp Corporation, Nara, Japan","institution_ids":[]},{"raw_affiliation_string":"Departrment of Electronic Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108744124","display_name":"Harada","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Harada","raw_affiliation_strings":["Transmission Division, Nippon Electric Company Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Transmission Division, Nippon Electric Company Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057639711","display_name":"Tani","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tani","raw_affiliation_strings":["Departrment of Electronic Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departrment of Electronic Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":null,"display_name":"Ozaki","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ozaki","raw_affiliation_strings":["Computer Aided Design Center, Sharp Corporation, Nara, Japan","Departrment of Electronic Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Aided Design Center, Sharp Corporation, Nara, Japan","institution_ids":[]},{"raw_affiliation_string":"Departrment of Electronic Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7789,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83196194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-30","issue":"8","first_page":"572","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6942135691642761},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6230398416519165},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.58222496509552},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4952065050601959},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47945085167884827},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.47001126408576965},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4415789544582367},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4324093163013458},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4272601902484894},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4137706756591797},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36999040842056274},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3317592144012451},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20918193459510803},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2040988802909851},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09870383143424988},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06889975070953369}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6942135691642761},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6230398416519165},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.58222496509552},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4952065050601959},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47945085167884827},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.47001126408576965},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4415789544582367},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4324093163013458},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4272601902484894},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4137706756591797},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36999040842056274},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3317592144012451},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20918193459510803},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2040988802909851},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09870383143424988},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06889975070953369},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1981.1675842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1981.1675842","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1655990431","https://openalex.org/W1813681271","https://openalex.org/W1987293891","https://openalex.org/W1993323467","https://openalex.org/W2024726466","https://openalex.org/W2072101783","https://openalex.org/W2089651609","https://openalex.org/W2097774291","https://openalex.org/W2158318470","https://openalex.org/W4232541190"],"related_works":["https://openalex.org/W3129977055","https://openalex.org/W1966764473","https://openalex.org/W1488117239","https://openalex.org/W2386022279","https://openalex.org/W2152533674","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W659242671","https://openalex.org/W2356140560","https://openalex.org/W2051956260"],"abstract_inverted_index":{"The":[0],"random":[1,87],"logic":[2,88],"portion":[3,52,89],"of":[4,16,19,25,41,53,65,70,76],"an":[5,17,26,54,95],"MOS":[6,20,27],"LSI":[7,55],"chip":[8,42,56],"intended":[9],"mainly":[10],"for":[11,50,67],"a":[12,31,38,47,68],"calculator":[13],"is":[14,57,60],"constructed":[15,61],"array":[18],"complex":[21],"gates,":[22],"each":[23],"composed":[24],"ratioless":[28],"circuit":[29],"with":[30],"multiphase":[32],"clocking":[33],"system,":[34],"and":[35],"occupies":[36],"ordinarily":[37],"considerable":[39],"part":[40],"area.":[43],"In":[44],"this":[45,51],"paper":[46],"layout":[48,78],"system":[49,79],"described,":[58],"which":[59],"on":[62],"the":[63,77,86],"basis":[64],"heuristics":[66],"set":[69],"interrelated":[71],"optimization":[72],"problems.":[73],"Implementation":[74],"results":[75],"are":[80],"also":[81],"shown":[82],"to":[83,99],"reveal":[84],"that":[85],"can":[90],"be":[91],"realized":[92],"in":[93],"such":[94],"areas":[96],"as":[97],"comparable":[98],"one":[100],"done":[101],"by":[102],"manual":[103],"layout.":[104]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}