{"id":"https://openalex.org/W1973184404","doi":"https://doi.org/10.1109/tc.1980.1675685","title":"Efficient Function Implementation for Bit-Serial Parallel Processors","display_name":"Efficient Function Implementation for Bit-Serial Parallel Processors","publication_year":1980,"publication_date":"1980-09-01","ids":{"openalex":"https://openalex.org/W1973184404","doi":"https://doi.org/10.1109/tc.1980.1675685","mag":"1973184404"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1980.1675685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675685","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032622619","display_name":"Reeves","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Reeves","raw_affiliation_strings":["School of Electrical Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5097798066","display_name":"Bruner","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruner","raw_affiliation_strings":["School of Electrical Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032622619"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.5459,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65536231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-29","issue":"9","first_page":"841","last_page":"844"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3425000011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3425000011920929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.17649999260902405,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.09759999811649323,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7932397127151489},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.57532799243927},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5474737286567688},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.54225093126297},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5042375326156616},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49965858459472656},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.49342647194862366},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.49304983019828796},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.45640552043914795},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33500978350639343},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3207423686981201},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14732199907302856},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10686293244361877}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7932397127151489},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.57532799243927},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5474737286567688},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.54225093126297},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5042375326156616},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49965858459472656},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.49342647194862366},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.49304983019828796},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.45640552043914795},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33500978350639343},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3207423686981201},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14732199907302856},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10686293244361877},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1980.1675685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675685","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1649115910","https://openalex.org/W1972504800","https://openalex.org/W2034196789","https://openalex.org/W2044649285","https://openalex.org/W2059779926","https://openalex.org/W2086984205","https://openalex.org/W2098910396","https://openalex.org/W2141061712","https://openalex.org/W2166247650"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W2028665553","https://openalex.org/W2086519370","https://openalex.org/W972276598","https://openalex.org/W2087343574","https://openalex.org/W4246352526","https://openalex.org/W2121910908"],"abstract_inverted_index":{"Parallel":[0],"processors":[1],"with":[2,39,114],"bit-serial":[3,45],"processing":[4],"elements":[5],"(PE's)":[6],"usually":[7],"implement":[8,59],"arithmetic":[9,16],"functions":[10,61],"by":[11],"a":[12,37,40,76,81,93],"sequence":[13,43],"of":[14,33,44,95],"word-level":[15],"operations;":[17],"however,":[18],"basic":[19],"operations":[20,46],"must":[21],"be":[22],"specified":[23],"at":[24],"the":[25,31,105],"bit":[26],"level.":[27],"In":[28],"this":[29],"correspondence":[30],"possibility":[32],"more":[34],"efficiently":[35,91],"implementing":[36],"function":[38],"special":[41],"tailored":[42],"is":[47,52,67,87],"considered.":[48],"A":[49],"general":[50],"scheme":[51,66],"described":[53,111,123],"for":[54],"generating":[55],"efficient":[56,119],"programs":[57],"to":[58,79,90,103],"arbitrary":[60],"on":[62,69],"bit-serial-arithmetic":[63],"processors.":[64],"This":[65],"based":[68],"logic":[70,77,106],"design":[71,99],"methodology":[72],"and":[73,112,124],"involves":[74],"designing":[75],"network":[78],"realize":[80],"desired":[82],"function.":[83],"The":[84],"parallel":[85],"processor":[86],"then":[88],"used":[89,102],"simulate":[92],"set":[94],"these":[96],"networks.":[97],"Heuristic":[98],"algorithms":[100,109],"are":[101,110,122],"generate":[104],"networks;":[107],"several":[108],"compared":[113],"some":[115],"benchmark":[116],"functions.":[117],"Several":[118],"PE":[120],"designs":[121],"analyzed.":[125]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}