{"id":"https://openalex.org/W1823755974","doi":"https://doi.org/10.1109/tc.1980.1675602","title":"Test Generation for Microprocessors","display_name":"Test Generation for Microprocessors","publication_year":1980,"publication_date":"1980-06-01","ids":{"openalex":"https://openalex.org/W1823755974","doi":"https://doi.org/10.1109/tc.1980.1675602","mag":"1823755974"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1980.1675602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675602","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033900863","display_name":"Thatte","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thatte","raw_affiliation_strings":["Central Research Laboratories, Texas Instruments Incorporated","Central Research Laboratories, Texas Instruments, Inc., Dallas, TX, USA","Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratories, Texas Instruments Incorporated","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Central Research Laboratories, Texas Instruments, Inc., Dallas, TX, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104315298","display_name":"Abraham","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abraham","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":13.491,"has_fulltext":false,"cited_by_count":391,"citation_normalized_percentile":{"value":0.98858921,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"C-29","issue":"6","first_page":"429","last_page":"441"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014837503433228},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6951375603675842},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6345740556716919},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.5237624049186707},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.49735549092292786},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49384409189224243},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.45666199922561646},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.450914204120636},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4451099932193756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3973463177680969},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3770354390144348},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35447102785110474},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32016584277153015},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2727544903755188},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.22064748406410217},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2153725028038025},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.18379080295562744},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12082695960998535},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09312382340431213}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014837503433228},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6951375603675842},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6345740556716919},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.5237624049186707},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.49735549092292786},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49384409189224243},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.45666199922561646},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.450914204120636},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4451099932193756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3973463177680969},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3770354390144348},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35447102785110474},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32016584277153015},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2727544903755188},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.22064748406410217},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2153725028038025},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18379080295562744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12082695960998535},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09312382340431213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tc.1980.1675602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675602","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:ADA085078","is_oa":false,"landing_page_url":"http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=ADA085078","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIC AND NTIS","raw_type":"Text"},{"id":"pmh:oai:www.ideals.illinois.edu:2142/75644","is_oa":false,"landing_page_url":"http://hdl.handle.net/2142/75644","pdf_url":null,"source":{"id":"https://openalex.org/S4306401358","display_name":"Illinois Digital Environment for Access to Learning and Scholarship (University of Illinois at Urbana-Champaign)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801919071","host_organization_name":"University of Illinois System","host_organization_lineage":["https://openalex.org/I2801919071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Report"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W47925306","https://openalex.org/W52235524","https://openalex.org/W1773837414","https://openalex.org/W1823755974","https://openalex.org/W1970217184","https://openalex.org/W1986271034","https://openalex.org/W2048531255","https://openalex.org/W2052426900","https://openalex.org/W2094969361","https://openalex.org/W2137687267","https://openalex.org/W4205169627","https://openalex.org/W4285719527","https://openalex.org/W4302985053"],"related_works":["https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W2568949342","https://openalex.org/W2340957901","https://openalex.org/W1555400249","https://openalex.org/W2031110496","https://openalex.org/W2130922779","https://openalex.org/W2742111403","https://openalex.org/W2157154381","https://openalex.org/W433800193"],"abstract_inverted_index":{"The":[0,44,129,174],"goal":[1],"of":[2,36,52,56,125,131,142,176,183,186],"this":[3,75],"paper":[4],"is":[5,46,81,107,117,188,204],"to":[6,165],"develop":[7],"test":[8,42,178],"generation":[9,147],"procedures":[10,148],"for":[11,41,195],"testing":[12],"microprocessors":[13,37,57],"in":[14,61,110,133,170,181,192],"a":[15,53,77,120,196],"user":[16],"environment.":[17],"Classical":[18],"fault":[19,115,135,172,202],"detection":[20],"methods":[21],"based":[22],"on":[23,30,119],"the":[24,31,50,84,102,111,126,134,140,143,153,157,168,171,177,184],"gate":[25],"and":[26,70,101,156,162,199],"flip-flop":[27],"level":[28,34,122,141],"or":[29],"state":[32],"diagram":[33],"description":[35],"are":[38,137,149],"not":[39],"suitable":[40],"generation.":[43],"problem":[45],"further":[47],"compounded":[48],"by":[49],"availability":[51],"large":[54],"variety":[55],"which":[58,151],"differ":[59],"widely":[60],"their":[62,201],"organization,":[63],"instruction":[64,99,158],"repertoire,":[65],"addressing":[66],"modes,":[67],"data":[68],"storage,":[69],"manipulation":[71],"facilities,":[72],"etc.":[73],"In":[74],"paper,":[76],"general":[78],"graph-theoretic":[79,144],"model":[80,116,136],"developed":[82,118],"at":[83,139],"register":[85],"transfer":[86],"level.":[87],"Any":[88],"microprocessor":[89,154,198],"can":[90],"be":[91],"easily":[92],"modeled":[93],"using":[94],"information":[95,106],"only":[96],"about":[97],"its":[98],"set":[100,159],"functions":[103],"performed.":[104],"This":[105],"readily":[108],"available":[109],"user's":[112],"manual.":[113],"A":[114],"functional":[121],"quite":[123],"independent":[124],"implementation":[127],"details.":[128],"effects":[130],"faults":[132,169],"investigated":[138],"model.":[145,173],"Test":[146],"proposed":[150],"take":[152],"organization":[155],"as":[160],"parameters":[161],"generate":[163],"tests":[164,194],"detect":[166],"all":[167],"complexity":[175],"sequences":[179],"measured":[180],"terms":[182],"number":[185],"instructions":[187],"given.":[189],"Our":[190],"effort":[191],"generating":[193],"real":[197],"evaluating":[200],"coverage":[203],"described.":[205]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":11}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2025-10-10T00:00:00"}