{"id":"https://openalex.org/W2166247650","doi":"https://doi.org/10.1109/tc.1980.1675566","title":"A Systematically Designed Binary Array Processor","display_name":"A Systematically Designed Binary Array Processor","publication_year":1980,"publication_date":"1980-04-01","ids":{"openalex":"https://openalex.org/W2166247650","doi":"https://doi.org/10.1109/tc.1980.1675566","mag":"2166247650"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1980.1675566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675566","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032622619","display_name":"Reeves","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Reeves","raw_affiliation_strings":["School of Electrical Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032622619"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":12.4187,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.98630705,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-29","issue":"4","first_page":"278","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8218963146209717},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.556015133857727},{"id":"https://openalex.org/keywords/syntax","display_name":"Syntax","score":0.538006067276001},{"id":"https://openalex.org/keywords/assembly-language","display_name":"Assembly language","score":0.5223613977432251},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5055046081542969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48506489396095276},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.48059436678886414},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.47930923104286194},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4474779963493347},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.44319677352905273},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.42654740810394287},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4171810746192932},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3794471025466919},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.273670494556427},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.214725524187088},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1703340709209442},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1160190999507904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8218963146209717},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.556015133857727},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.538006067276001},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.5223613977432251},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5055046081542969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48506489396095276},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.48059436678886414},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.47930923104286194},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4474779963493347},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.44319677352905273},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.42654740810394287},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4171810746192932},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3794471025466919},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.273670494556427},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.214725524187088},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1703340709209442},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1160190999507904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1980.1675566","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675566","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W36471488","https://openalex.org/W1968683440","https://openalex.org/W1975048877","https://openalex.org/W1977009053","https://openalex.org/W1992508337","https://openalex.org/W2052795245","https://openalex.org/W2057600160","https://openalex.org/W2077990872","https://openalex.org/W2090222794","https://openalex.org/W2108245145","https://openalex.org/W2150464846","https://openalex.org/W2288285317"],"related_works":["https://openalex.org/W2129360402","https://openalex.org/W1021025368","https://openalex.org/W1886305118","https://openalex.org/W260583283","https://openalex.org/W2092360205","https://openalex.org/W3005487101","https://openalex.org/W2213077434","https://openalex.org/W3186345675","https://openalex.org/W1416703566","https://openalex.org/W139076134"],"abstract_inverted_index":{"A":[0],"class":[1],"of":[2,21,28,49,60,98],"binary":[3],"array":[4],"processors":[5,30],"(BAP)":[6],"have":[7],"evolved":[8],"over":[9],"the":[10,26,46,99],"past":[11],"20":[12],"years":[13],"primarily":[14],"intended":[15],"for":[16,72],"image-processing":[17],"applications.":[18],"The":[19,76],"advent":[20],"large-scale":[22],"integrated-circuit":[23],"technology":[24],"makes":[25],"construction":[27],"these":[29],"feasible.":[31],"In":[32],"this":[33],"paper":[34],"three":[35],"basic":[36],"instruction":[37],"types":[38],"that":[39],"characterize":[40],"a":[41,50,64,73,85],"BAP":[42],"are":[43,62,101],"defined":[44],"and":[45,68],"systematic":[47,77],"design":[48,78],"processor":[51,100],"called":[52],"BASE":[53,61],"is":[54],"described":[55],"in":[56],"detail.":[57],"Two":[58],"forms":[59],"discussed,":[63],"fully":[65],"parallel":[66],"version":[67],"an":[69,81],"add-on":[70],"unit":[71],"conventional":[74],"computer.":[75],"has":[79],"enabled":[80],"assembly":[82],"language":[83],"with":[84],"simple,":[86],"APL-like":[87],"syntax":[88],"to":[89,95],"be":[90],"developed.":[91],"Several":[92],"program":[93],"examples":[94],"illustrate":[96],"features":[97],"given.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}