{"id":"https://openalex.org/W1977341778","doi":"https://doi.org/10.1109/tc.1980.1675537","title":"A High-Speed Microprogrammable Digital Signal Processor Employing Distributed Arithmetic","display_name":"A High-Speed Microprogrammable Digital Signal Processor Employing Distributed Arithmetic","publication_year":1980,"publication_date":"1980-02-01","ids":{"openalex":"https://openalex.org/W1977341778","doi":"https://doi.org/10.1109/tc.1980.1675537","mag":"1977341778"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1980.1675537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675537","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048979129","display_name":"Zeman","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Zeman","raw_affiliation_strings":["Institute of Telecommunications, Swiss Federal Institute of Technology","Institute of Telecommunication, Swiss Federal Institute of Technology, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Institute of Telecommunications, Swiss Federal Institute of Technology","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Institute of Telecommunication, Swiss Federal Institute of Technology, Zurich, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076014723","display_name":"H. Troy Nagle","orcid":"https://orcid.org/0000-0003-2323-9818"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nagle","raw_affiliation_strings":["Department of Electrical Engineering, Aubum University, Auburn, AL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5048979129"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.0776,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84210978,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"C-29","issue":"2","first_page":"134","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.8069349527359009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7652251720428467},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6607092022895813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.620510458946228},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5521577000617981},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5375385880470276},{"id":"https://openalex.org/keywords/16-bit","display_name":"16-bit","score":0.5189868807792664},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.43459463119506836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43352824449539185},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.43336522579193115},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.4332921504974365},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.43093204498291016},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1721726655960083},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10904398560523987}],"concepts":[{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.8069349527359009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7652251720428467},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6607092022895813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.620510458946228},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5521577000617981},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5375385880470276},{"id":"https://openalex.org/C33652231","wikidata":"https://www.wikidata.org/wiki/Q194368","display_name":"16-bit","level":2,"score":0.5189868807792664},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.43459463119506836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43352824449539185},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.43336522579193115},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.4332921504974365},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.43093204498291016},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1721726655960083},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10904398560523987},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1980.1675537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1980.1675537","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6299999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321942","display_name":"Hasler Stiftung","ror":"https://ror.org/04m3t9183"},{"id":"https://openalex.org/F4320324887","display_name":"Shandong Academy of Sciences","ror":"https://ror.org/04y8d6y55"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1538008395","https://openalex.org/W1554654739","https://openalex.org/W1578130739","https://openalex.org/W1885872058","https://openalex.org/W1965109423","https://openalex.org/W1968221662","https://openalex.org/W1991984646","https://openalex.org/W2029622681","https://openalex.org/W2070970142","https://openalex.org/W2086913225","https://openalex.org/W2103189923","https://openalex.org/W2111713056","https://openalex.org/W2114988244","https://openalex.org/W2115749699","https://openalex.org/W2117309519","https://openalex.org/W2119197356","https://openalex.org/W2123008137","https://openalex.org/W2123539155","https://openalex.org/W2129313801","https://openalex.org/W2133243874","https://openalex.org/W2144466789","https://openalex.org/W2145694954","https://openalex.org/W2146234900","https://openalex.org/W2152610568","https://openalex.org/W2156976774","https://openalex.org/W2294500640","https://openalex.org/W2584271574"],"related_works":["https://openalex.org/W1556297113","https://openalex.org/W2365931855","https://openalex.org/W2113248871","https://openalex.org/W2244686501","https://openalex.org/W1989397700","https://openalex.org/W1754225066","https://openalex.org/W2994251688","https://openalex.org/W1977341778","https://openalex.org/W2063979455","https://openalex.org/W2011924194"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,42,98],"general-purpose":[4],"digital-signal":[5],"processor":[6,18,34,58,106],"which":[7,25],"is":[8,19,49,55,60,107],"constructed":[9],"with":[10,97,110],"4":[11],"bit":[12],"bipolar":[13],"microprocessor":[14],"slices.":[15],"The":[16,46,57,104],"signal":[17,105,113],"microprogrammable":[20],"and":[21,51,89],"contains":[22],"special":[23,91],"features":[24],"allow":[26],"it":[27],"to":[28],"employ":[29],"distributed":[30],"arithmetic.":[31],"Hence,":[32],"the":[33,120],"can":[35],"achieve":[36],"high":[37],"sampling":[38],"rates":[39],"without":[40],"using":[41],"hardware":[43],"multiplier":[44],"unit.":[45],"processor's":[47],"architecture":[48],"presented":[50],"its":[52,63,69,75,116],"micro-order":[53],"structure":[54],"examined.":[56],"wordlength":[59],"16":[61],"bit;":[62],"basic":[64],"cycle":[65],"time,":[66],"300":[67],"ns;":[68],"data":[70],"memory":[71],"size,":[72,78],"2K":[73],"words;":[74],"control":[76],"store":[77],"256":[79],"\u00d7":[80],"56":[81],"bits.":[82],"It":[83],"consumes":[84],"48":[85],"W":[86],"of":[87,115],"power":[88],"has":[90],"address":[92],"processing":[93],"hardware.":[94],"Experimental":[95],"results":[96],"twelfth-order":[99],"digital":[100],"filter":[101],"are":[102],"demonstrated.":[103],"also":[108],"compared":[109],"several":[111],"other":[112],"processors":[114],"class":[117],"described":[118],"in":[119],"literature.":[121]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}