{"id":"https://openalex.org/W2078821936","doi":"https://doi.org/10.1109/tc.1979.1675430","title":"Associative-Search Bubble Devices for Content-Addressable Memory and Array Logic","display_name":"Associative-Search Bubble Devices for Content-Addressable Memory and Array Logic","publication_year":1979,"publication_date":"1979-09-01","ids":{"openalex":"https://openalex.org/W2078821936","doi":"https://doi.org/10.1109/tc.1979.1675430","mag":"2078821936"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1979.1675430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675430","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085646266","display_name":"Share Young Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Share Young Lee","raw_affiliation_strings":["National Taiwan University","National Taiwan University, Taipei, China"],"affiliations":[{"raw_affiliation_string":"National Taiwan University","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"National Taiwan University, Taipei, China","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103506171","display_name":"Hsu Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsu Chang","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085646266"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.5986,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8300885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-28","issue":"9","first_page":"627","last_page":"636"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7904143929481506},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.756499171257019},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6247128248214722},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5558265447616577},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5516673922538757},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.4623149335384369},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.446951299905777},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43388450145721436},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.42699697613716125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3279326558113098},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16584348678588867},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15646767616271973},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15064534544944763},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.14524933695793152},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07414478063583374},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07002991437911987},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06196165084838867}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7904143929481506},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.756499171257019},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6247128248214722},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5558265447616577},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5516673922538757},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.4623149335384369},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.446951299905777},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43388450145721436},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.42699697613716125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3279326558113098},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16584348678588867},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15646767616271973},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15064534544944763},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.14524933695793152},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07414478063583374},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07002991437911987},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06196165084838867},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1979.1675430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675430","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W237249709","https://openalex.org/W1989580457","https://openalex.org/W2065966163","https://openalex.org/W2071871891","https://openalex.org/W2117793021","https://openalex.org/W2134995389","https://openalex.org/W2137465505","https://openalex.org/W2154495133","https://openalex.org/W2241184178","https://openalex.org/W2248487097","https://openalex.org/W2402404573","https://openalex.org/W2409982483"],"related_works":["https://openalex.org/W1979635423","https://openalex.org/W2046912830","https://openalex.org/W279701215","https://openalex.org/W2107697999","https://openalex.org/W1902246517","https://openalex.org/W3145837419","https://openalex.org/W2100773763","https://openalex.org/W1556265168","https://openalex.org/W2181404029","https://openalex.org/W1980259227"],"abstract_inverted_index":{"Bubble":[0],"latches":[1],"(switches":[2],"with":[3,46],"memory":[4],"capability)":[5],"provide":[6],"very":[7],"simple":[8,19],"associative-search":[9],"devices":[10,16],"in":[11,44],"shift-register":[12,39],"type":[13],"memories.":[14],"Such":[15],"allow":[17],"a":[18,37,47,52],"implementation":[20],"of":[21,29,36],"content-addressable":[22],"memories":[23],"(CAM's),":[24],"only":[25],"requiring":[26],"small":[27],"addition":[28],"area,":[30],"circuits,":[31],"and":[32],"interconnections":[33],"to":[34],"those":[35],"conventional":[38],"memory.":[40],"Moreover,":[41],"such":[42],"devices,":[43],"combination":[45],"multi-input":[48],"or":[49],"circuit,":[50],"implements":[51],"versatile":[53],"logic":[54],"array.":[55]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}