{"id":"https://openalex.org/W2024467749","doi":"https://doi.org/10.1109/tc.1979.1675429","title":"Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)","display_name":"Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)","publication_year":1979,"publication_date":"1979-09-01","ids":{"openalex":"https://openalex.org/W2024467749","doi":"https://doi.org/10.1109/tc.1979.1675429","mag":"2024467749"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1979.1675429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675429","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011428694","display_name":"Ostapko","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ostapko","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110182173","display_name":"Se June Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Se June Hong","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":7.1915,"has_fulltext":false,"cited_by_count":101,"citation_normalized_percentile":{"value":0.96452703,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-28","issue":"9","first_page":"617","last_page":"627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6493209004402161},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.6001478433609009},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5967748761177063},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5885871052742004},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.5642189979553223},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5640708208084106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5344082117080688},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.526915967464447},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5181418657302856},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4727947413921356},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.45151472091674805},{"id":"https://openalex.org/keywords/random-testing","display_name":"Random testing","score":0.433923602104187},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4273017346858978},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40788769721984863},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35243356227874756},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29289740324020386},{"id":"https://openalex.org/keywords/test-case","display_name":"Test case","score":0.27977699041366577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24100372195243835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23218873143196106},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17496782541275024},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12819096446037292},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09482958912849426}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6493209004402161},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.6001478433609009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5967748761177063},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5885871052742004},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.5642189979553223},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5640708208084106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5344082117080688},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.526915967464447},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5181418657302856},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4727947413921356},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.45151472091674805},{"id":"https://openalex.org/C106159264","wikidata":"https://www.wikidata.org/wiki/Q17146789","display_name":"Random testing","level":4,"score":0.433923602104187},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4273017346858978},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40788769721984863},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35243356227874756},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29289740324020386},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.27977699041366577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24100372195243835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23218873143196106},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17496782541275024},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12819096446037292},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09482958912849426},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1979.1675429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675429","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1977537743","https://openalex.org/W2058953966","https://openalex.org/W2065966163","https://openalex.org/W2075034526","https://openalex.org/W2079866295","https://openalex.org/W2095283321","https://openalex.org/W2096007426","https://openalex.org/W2124078793","https://openalex.org/W2170126948","https://openalex.org/W4246995621"],"related_works":["https://openalex.org/W3117015220","https://openalex.org/W2117563988","https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W1412895167","https://openalex.org/W1904803855","https://openalex.org/W2120257283","https://openalex.org/W2132684947","https://openalex.org/W2165817266","https://openalex.org/W2466591189"],"abstract_inverted_index":{"Programmable":[0],"logic":[1,6,40],"arrays":[2],"(PLA's)":[3],"are":[4,115,180],"the":[5,27,32,46,91,94,97,128,131,134,142,152,166,181,188],"implementation":[7],"vehicle":[8],"for":[9,37,102,107,133,185],"many":[10,24],"applications.":[11],"Due":[12],"to":[13,20,86],"their":[14],"regular":[15],"structure,":[16],"one":[17],"is":[18,64,83,100,138,144,162,196],"able":[19],"model":[21],"and":[22,48,88,106,176,187],"analyze":[23],"more":[25],"of":[26,75,96,104,112,130,155,160,190,200],"likely":[28],"physical":[29],"faults":[30,35,59,77,135],"than":[31],"conventional":[33],"stuck":[34,58],"considered":[36],"random":[38],"combinational":[39],"implementations.":[41],"We":[42],"investigate":[43],"shorts":[44],"between":[45],"lines":[47],"crosspoint":[49,69,113],"defects":[50,114],"(spurious":[51],"absence":[52],"or":[53],"presence),":[54],"as":[55,57],"well":[56],"in":[60,202],"a":[61,67,123,197,203],"PLA.":[62],"It":[63],"shown":[65],"that":[66,150],"complete":[68],"test":[70,81,92,108,124,149,169,204],"set":[71,82,109,159],"also":[72],"detects":[73,151],"most":[74],"all":[76],"analyzed.":[78],"The":[79],"crosspoint-oriented":[80],"compact,":[84],"easy":[85],"generate,":[87],"technology-invariant.":[89],"For":[90,118],"generation,":[93],"regularity":[95],"PLA":[98],"structure":[99],"utilized":[101],"ease":[103],"computation":[105],"optimality.":[110],"Groups":[111],"sensitized":[116],"simultaneously.":[117],"each":[119],"such":[120],"fault":[121],"group,":[122],"configuration":[125,143],"which":[126],"contains":[127],"totality":[129],"tests":[132,161],"under":[136],"consideration":[137],"efficiently":[139],"generated.":[140],"When":[141],"empty,":[145],"there":[146,195],"exists":[147],"no":[148],"particular":[153],"group":[154],"faults.":[156],"A":[157],"covering":[158],"then":[163],"selected":[164],"from":[165],"configuration.":[167],"Our":[168],"generation":[170],"method":[171],"(TPLA)":[172],"uses":[173],"two":[174],"basic":[175],"effective":[177],"heuristics;":[178],"they":[179],"initial":[182],"word":[183],"ordering":[184],"processing":[186],"use":[189],"look-ahead":[191],"merit":[192],"function":[193],"whenever":[194],"free":[198],"choice":[199],"values":[201],"input":[205],"variables.":[206]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}