{"id":"https://openalex.org/W2021126082","doi":"https://doi.org/10.1109/tc.1979.1675426","title":"A Programmable Logic Approach for VLSI","display_name":"A Programmable Logic Approach for VLSI","publication_year":1979,"publication_date":"1979-09-01","ids":{"openalex":"https://openalex.org/W2021126082","doi":"https://doi.org/10.1109/tc.1979.1675426","mag":"2021126082"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1979.1675426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675426","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105353444","display_name":"Patil Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Patil","raw_affiliation_strings":["Department of Computer Science, University of Utah, Salt Lake, UT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Utah, Salt Lake, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080294929","display_name":"Welch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Welch","raw_affiliation_strings":["Sperry Research Center, Sudbury, MA, USA"],"affiliations":[{"raw_affiliation_string":"Sperry Research Center, Sudbury, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5105353444"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":8.7922,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.97522124,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"C-28","issue":"9","first_page":"594","last_page":"601"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7595562934875488},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7528446912765503},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7409613132476807},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.729577362537384},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6926314234733582},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.6911975741386414},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.6361601948738098},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6333165764808655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5477055311203003},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5250796675682068},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5234037041664124},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.5088329911231995},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4777242839336395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43350574374198914},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.41828683018684387},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41696473956108093},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38947737216949463},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3684609532356262},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09695595502853394},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06507208943367004}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7595562934875488},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7528446912765503},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7409613132476807},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.729577362537384},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6926314234733582},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.6911975741386414},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.6361601948738098},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6333165764808655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5477055311203003},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5250796675682068},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5234037041664124},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.5088329911231995},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4777242839336395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43350574374198914},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.41828683018684387},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41696473956108093},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38947737216949463},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3684609532356262},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09695595502853394},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06507208943367004}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1979.1675426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675426","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2060642368","https://openalex.org/W2065966163","https://openalex.org/W2120132905","https://openalex.org/W2150422162"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W1904803855","https://openalex.org/W4389045693","https://openalex.org/W3022525969","https://openalex.org/W2054740893","https://openalex.org/W1553835358","https://openalex.org/W2197466303"],"abstract_inverted_index":{"This":[0],"paper":[1],"explores":[2],"the":[3,70],"use":[4],"of":[5,41,76,81],"a":[6,14],"proposed":[7],"programmable":[8,29],"storage/logic":[9],"array":[10],"(SLA)":[11],"chip":[12,47],"as":[13,64],"general":[15],"purpose":[16],"universal":[17],"logic":[18,30],"element":[19],"for":[20],"digital":[21,43],"computers.":[22],"The":[23],"SLA":[24,71],"is":[25],"compared":[26,53],"to":[27],"other":[28,55],"arrays":[31],"in":[32,50],"implementation":[33],"and":[34,67,79],"utilization,":[35],"showing":[36],"how":[37],"it":[38],"permits":[39],"construction":[40],"complete":[42],"subsystems":[44],"on":[45],"one":[46],"without":[48],"sacrifice":[49],"programmability.":[51],"When":[52],"with":[54],"contending":[56],"very":[57],"large-scale":[58],"integrated":[59],"technology":[60],"(VLSI)":[61],"approaches,":[62],"such":[63],"microprogrammed":[65],"processors":[66],"gate":[68],"arrays,":[69],"offers":[72],"an":[73],"attractive":[74],"combination":[75],"cost,":[77],"performance,":[78],"ease":[80],"implementation.":[82]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}