{"id":"https://openalex.org/W1766829730","doi":"https://doi.org/10.1109/tc.1979.1675338","title":"Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines","display_name":"Unified Design of Self-Checking and Fail-Safe Combinational Circuits and Sequential Machines","publication_year":1979,"publication_date":"1979-03-01","ids":{"openalex":"https://openalex.org/W1766829730","doi":"https://doi.org/10.1109/tc.1979.1675338","mag":"1766829730"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1979.1675338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675338","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113512284","display_name":"Diaz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116740","display_name":"Laboratoire d'Informatique et d'Automatique pour les Syst\u00e8mes","ror":"https://ror.org/02b5vq778","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I4210113334","https://openalex.org/I4210116740","https://openalex.org/I4210139971"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Diaz","raw_affiliation_strings":["Laboratoire d'Automatique et d'Analyse des Systemes"],"affiliations":[{"raw_affiliation_string":"Laboratoire d'Automatique et d'Analyse des Systemes","institution_ids":["https://openalex.org/I4210116740"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5096805581","display_name":"Azema","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I190497903","display_name":"Laboratoire d'Analyse et d'Architecture des Syst\u00e8mes","ror":"https://ror.org/03vcm6439","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I134560555","https://openalex.org/I190497903","https://openalex.org/I196454796","https://openalex.org/I205747304","https://openalex.org/I205747304","https://openalex.org/I4210095849","https://openalex.org/I4210159245","https://openalex.org/I4387153255","https://openalex.org/I4405258862","https://openalex.org/I4405258862","https://openalex.org/I4405258862","https://openalex.org/I4405258862"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Azema","raw_affiliation_strings":["Laboratoire d''Automatique et d''Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","Laboratoire d'Automatique et d'Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire d''Automatique et d''Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","institution_ids":["https://openalex.org/I190497903","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Laboratoire d'Automatique et d'Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","institution_ids":["https://openalex.org/I190497903","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067167690","display_name":"Ayache","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I190497903","display_name":"Laboratoire d'Analyse et d'Architecture des Syst\u00e8mes","ror":"https://ror.org/03vcm6439","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I134560555","https://openalex.org/I190497903","https://openalex.org/I196454796","https://openalex.org/I205747304","https://openalex.org/I205747304","https://openalex.org/I4210095849","https://openalex.org/I4210159245","https://openalex.org/I4387153255","https://openalex.org/I4405258862","https://openalex.org/I4405258862","https://openalex.org/I4405258862","https://openalex.org/I4405258862"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ayache","raw_affiliation_strings":["Laboratoire d''Automatique et d''Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","Laboratoire d'Automatique et d'Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire d''Automatique et d''Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","institution_ids":["https://openalex.org/I190497903","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"Laboratoire d'Automatique et d'Analyse des Syst\u00e8mes du Centre National de la Recherche Scientifique, Toulouse, France","institution_ids":["https://openalex.org/I190497903","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113512284"],"corresponding_institution_ids":["https://openalex.org/I4210116740"],"apc_list":null,"apc_paid":null,"fwci":1.7464,"has_fulltext":false,"cited_by_count":62,"citation_normalized_percentile":{"value":0.82091051,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-28","issue":"3","first_page":"276","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7137736082077026},{"id":"https://openalex.org/keywords/fail-safe","display_name":"Fail-safe","score":0.705978274345398},{"id":"https://openalex.org/keywords/unification","display_name":"Unification","score":0.6184226274490356},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6147902011871338},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5983417630195618},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.530324399471283},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4669160842895508},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42601141333580017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4101514220237732},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40264394879341125},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3454377353191376},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3363996148109436},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3081918954849243},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2920371890068054},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26160645484924316},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2155577540397644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09007203578948975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08653649687767029}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7137736082077026},{"id":"https://openalex.org/C42259789","wikidata":"https://www.wikidata.org/wiki/Q1392940","display_name":"Fail-safe","level":2,"score":0.705978274345398},{"id":"https://openalex.org/C96146094","wikidata":"https://www.wikidata.org/wiki/Q609057","display_name":"Unification","level":2,"score":0.6184226274490356},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6147902011871338},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5983417630195618},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.530324399471283},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4669160842895508},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42601141333580017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4101514220237732},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40264394879341125},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3454377353191376},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3363996148109436},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3081918954849243},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2920371890068054},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26160645484924316},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2155577540397644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09007203578948975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08653649687767029}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1979.1675338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675338","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W94921875","https://openalex.org/W127812686","https://openalex.org/W1766829730","https://openalex.org/W1971716083","https://openalex.org/W2051071879","https://openalex.org/W2056137754","https://openalex.org/W2081272455","https://openalex.org/W2083063610","https://openalex.org/W2093303289","https://openalex.org/W2136361941","https://openalex.org/W2171795575","https://openalex.org/W2173850486","https://openalex.org/W2174635824","https://openalex.org/W2221029703","https://openalex.org/W6605095531"],"related_works":["https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W2106889348","https://openalex.org/W2884916459","https://openalex.org/W3114476551"],"abstract_inverted_index":{"This":[0],"correspondence":[1],"deals":[2],"with":[3],"a":[4],"unification":[5],"and":[6,15],"extension":[7],"of":[8],"some":[9],"previous":[10],"work":[11],"on":[12],"self-checking":[13],"(SC)":[14],"fail-safe":[16],"(FS)":[17],"systems.":[18]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}