{"id":"https://openalex.org/W2063246149","doi":"https://doi.org/10.1109/tc.1979.1675238","title":"A Multicomputer System with Dynamic Architecture","display_name":"A Multicomputer System with Dynamic Architecture","publication_year":1979,"publication_date":"1979-10-01","ids":{"openalex":"https://openalex.org/W2063246149","doi":"https://doi.org/10.1109/tc.1979.1675238","mag":"2063246149"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1979.1675238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675238","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014132681","display_name":"Kartashe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140143","display_name":"Dynamic Systems (United States)","ror":"https://ror.org/043vm9914","country_code":"US","type":"company","lineage":["https://openalex.org/I4210140143"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.I. Kartashev","raw_affiliation_strings":["Dynamic Computer Architecture, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dynamic Computer Architecture, Inc","institution_ids":["https://openalex.org/I4210140143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067119329","display_name":"Kartashev","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140143","display_name":"Dynamic Systems (United States)","ror":"https://ror.org/043vm9914","country_code":"US","type":"company","lineage":["https://openalex.org/I4210140143"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Kartashev","raw_affiliation_strings":["Dynamic Computer Architecture, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dynamic Computer Architecture, Inc","institution_ids":["https://openalex.org/I4210140143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210140143"],"apc_list":null,"apc_paid":null,"fwci":9.6445,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.97942885,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"C-28","issue":"10","first_page":"704","last_page":"721"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9470999836921692,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8768917322158813},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5222557187080383},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5185385346412659},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.48159003257751465},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47632890939712524},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.4423859417438507},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.43915557861328125},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43406394124031067},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4192601442337036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38710346817970276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35578233003616333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27199605107307434},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23743796348571777},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15712419152259827},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1136309802532196}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8768917322158813},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5222557187080383},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5185385346412659},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.48159003257751465},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47632890939712524},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.4423859417438507},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.43915557861328125},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43406394124031067},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4192601442337036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38710346817970276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35578233003616333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27199605107307434},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23743796348571777},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15712419152259827},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1136309802532196},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1979.1675238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1979.1675238","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W129923990","https://openalex.org/W1855231947","https://openalex.org/W1955986909","https://openalex.org/W1972284670","https://openalex.org/W1977284748","https://openalex.org/W1979136762","https://openalex.org/W1986567912","https://openalex.org/W1989584178","https://openalex.org/W2003850193","https://openalex.org/W2004795456","https://openalex.org/W2012253201","https://openalex.org/W2013259664","https://openalex.org/W2017859684","https://openalex.org/W2026959969","https://openalex.org/W2027166661","https://openalex.org/W2032465719","https://openalex.org/W2042617557","https://openalex.org/W2057496171","https://openalex.org/W2058305974","https://openalex.org/W2063246149","https://openalex.org/W2077990872","https://openalex.org/W2083973033","https://openalex.org/W2085013213","https://openalex.org/W2085577945","https://openalex.org/W2087192376","https://openalex.org/W2091336566","https://openalex.org/W2092737755","https://openalex.org/W2097561580","https://openalex.org/W2103838814","https://openalex.org/W2110660874","https://openalex.org/W2112559879","https://openalex.org/W2119009318","https://openalex.org/W2124337121","https://openalex.org/W2132733020","https://openalex.org/W2135018441","https://openalex.org/W2141061712","https://openalex.org/W2144340144","https://openalex.org/W2147504919","https://openalex.org/W2152240888","https://openalex.org/W2159082626","https://openalex.org/W2161004322","https://openalex.org/W2169112063","https://openalex.org/W2294307222","https://openalex.org/W2295576379","https://openalex.org/W2313775431","https://openalex.org/W2983752329","https://openalex.org/W3147331283","https://openalex.org/W3214948461","https://openalex.org/W4230131487","https://openalex.org/W4236936690","https://openalex.org/W6643369978","https://openalex.org/W6658623484","https://openalex.org/W6769920837","https://openalex.org/W6804038075"],"related_works":["https://openalex.org/W2351571780","https://openalex.org/W2361255446","https://openalex.org/W1980146226","https://openalex.org/W2148971169","https://openalex.org/W396164270","https://openalex.org/W2782735922","https://openalex.org/W2034384303","https://openalex.org/W2060252920","https://openalex.org/W1591122270","https://openalex.org/W1997145140"],"abstract_inverted_index":{"This":[0,96],"paper":[1,97],"considers":[2,98],"the":[3,66,124,139,154],"organization":[4,106],"of":[5,13,28,56,70,101,107,123,138,153],"certain":[6],"multicomputer":[7,41],"systems":[8],"with":[9,36,141],"a":[10,54,81],"particular":[11],"type":[12],"dynamic":[14,47,76,102],"architecture.":[15],"The":[16],"system":[17,42],"allows":[18],"one":[19,75,79,147],"to":[20,150],"reconfigure":[21],"via":[22],"software":[23],"available":[24],"hardware":[25],"resources":[26],"(widths":[27],"processors,":[29],"memories,":[30],"and":[31,68,92,111,119,156],"I/O":[32],"units),":[33],"forming":[34],"computers":[35],"different":[37],"word":[38,143],"sizes.":[39],"A":[40],"is":[43],"formed":[44],"from":[45,62,146],"identical":[46],"computer":[48,77,103],"groups.":[49],"Each":[50],"group":[51,104],"may":[52],"assume":[53],"variety":[55],"architectural":[57,148],"states":[58],"which":[59,130],"are":[60,131],"distinct":[61],"each":[63],"other":[64],"by":[65],"number":[67],"sizes":[69],"concurrent":[71],"computers.":[72],"To":[73],"construct":[74],"group,":[78],"uses":[80],"universal":[82],"building":[83],"module,":[84],"an":[85,89],"8-bit":[86],"microprocessor":[87],"on":[88],"LSI":[90],"chip,":[91],"standard":[93],"memory":[94,118],"units.":[95],"basic":[99],"principles":[100],"implementation:":[105],"parallel":[108],"(for":[109,113],"words)":[110],"serial":[112],"instructions)":[114],"exchange":[115],"between":[116],"primary":[117],"processor,":[120],"automatic":[121],"variation":[122],"time":[125],"intervals":[126],"assigned":[127],"for":[128],"operations":[129],"executed":[132],"in":[133],"differently":[134],"sized":[135],"computers,":[136],"formation":[137],"processor":[140],"variable":[142],"size,":[144],"switching":[145],"state":[149],"another,":[151],"scheduling":[152],"memory,":[155],"task":[157],"synchronization.":[158]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2016-06-24T00:00:00"}