{"id":"https://openalex.org/W2033727364","doi":"https://doi.org/10.1109/tc.1978.1675107","title":"Fault Location in a Semiconductor Random-Access Memory Unit","display_name":"Fault Location in a Semiconductor Random-Access Memory Unit","publication_year":1978,"publication_date":"1978-04-01","ids":{"openalex":"https://openalex.org/W2033727364","doi":"https://doi.org/10.1109/tc.1978.1675107","mag":"2033727364"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1978.1675107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1978.1675107","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005502502","display_name":"Srini","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Srini","raw_affiliation_strings":["Department of Computer Science, Virginia Polytechnic Institute and State University","Department of Computer Science Virginia Polytechnic Institute & State University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Virginia Polytechnic Institute and State University","institution_ids":["https://openalex.org/I859038795"]},{"raw_affiliation_string":"Department of Computer Science Virginia Polytechnic Institute & State University","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5005502502"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":3.5485,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.9223847,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-27","issue":"4","first_page":"349","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.603013277053833},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.590777575969696},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5414741635322571},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.5294211506843567},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4733074903488159},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4665261209011078},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.44681668281555176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40023234486579895},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15320897102355957},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09112635254859924}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.603013277053833},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.590777575969696},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5414741635322571},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5294211506843567},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4733074903488159},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4665261209011078},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.44681668281555176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40023234486579895},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15320897102355957},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09112635254859924},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tc.1978.1675107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1978.1675107","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},{"id":"pmh:oai:vtcstechreports.OAI2:812","is_oa":false,"landing_page_url":"http://eprints.cs.vt.edu/archive/00000812/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400253","display_name":"Computer Science Technical Reports (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Departmental Technical Report"},{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/20287","is_oa":false,"landing_page_url":"http://hdl.handle.net/10919/20287","pdf_url":null,"source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W290503896","https://openalex.org/W1589609750","https://openalex.org/W2011068993","https://openalex.org/W2033727364","https://openalex.org/W2055293977","https://openalex.org/W2090792638","https://openalex.org/W2130020050","https://openalex.org/W2139758682","https://openalex.org/W2142941833","https://openalex.org/W2157287316","https://openalex.org/W2170126948","https://openalex.org/W2177539206","https://openalex.org/W2182112064","https://openalex.org/W3194602862"],"related_works":["https://openalex.org/W4236038575","https://openalex.org/W2375427054","https://openalex.org/W4390045048","https://openalex.org/W1619771466","https://openalex.org/W2172040660","https://openalex.org/W2269245812","https://openalex.org/W4230076341","https://openalex.org/W1554452560","https://openalex.org/W3207862145","https://openalex.org/W2485204181"],"abstract_inverted_index":{"A":[0,113],"semiconductor":[1],"random-accessor":[2],"memory":[3],"(RAM)":[4],"unit":[5,41,87,104,149],"is":[6,42,105,111,138,162],"a":[7,45,72,85,108,147],"connection":[8],"of":[9,33,48,51,74,84,107,115,157],"RAM":[10,40,69,80,86,93,103,148],"chips,":[11,70],"data":[12,58],"cable,":[13,16,59,62,64],"chip":[14,60],"select":[15,61],"and":[17,65,71,88],"address":[18,63],"cable":[19],"so":[20],"that":[21],"each":[22],"storage":[23,66],"element":[24],"can":[25],"be":[26,136],"selected":[27],"for":[28],"writing":[29],"or":[30,36,54,95],"reading":[31],"independent":[32],"previous":[34],"writes":[35],"reads.":[37],"The":[38,82,128],"faulty":[39,144],"represented":[43],"by":[44],"model":[46,161],"consisting":[47],"four":[49],"types":[50],"faults:":[52],"stuck-at-0":[53],"1":[55],"fault":[56,78,158],"on":[57],"elements":[67],"in":[68,79,97,125,130,146,159],"type":[73,156],"adjacent":[75],"pattern":[76],"interference":[77],"chips.":[81],"testing":[83],"locating":[89],"faults":[90,124],"to":[91,121,135],"the":[92,98,102,123,126,160],"chips":[94],"wires":[96],"various":[99],"cables,":[100],"when":[101,152],"part":[106],"computer":[109],"system,":[110],"considered.":[112],"set":[114],"six":[116],"tests":[117,133],"has":[118],"been":[119],"designed":[120],"diagnose":[122],"model.":[127],"sequence":[129,143],"which":[131],"these":[132],"have":[134],"performed":[137],"determined.":[139],"By":[140],"using":[141],"this":[142],"components":[145],"are":[150],"located":[151],"at":[153],"most":[154],"one":[155],"present.":[163]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}