{"id":"https://openalex.org/W1825410771","doi":"https://doi.org/10.1109/tc.1978.1674970","title":"Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results","display_name":"Computer-Aided Logic Design of Two-Level MOS Combinational Networks with Statistical Results","publication_year":1978,"publication_date":"1978-10-01","ids":{"openalex":"https://openalex.org/W1825410771","doi":"https://doi.org/10.1109/tc.1978.1674970","mag":"1825410771"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1978.1674970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1978.1674970","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007750058","display_name":"El-Ziq","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"El-Ziq","raw_affiliation_strings":["Design Automation and Test Department, Sperry Univac","Design Automation and Test Department, Sperry Univac, Roseville, MN, USA"],"affiliations":[{"raw_affiliation_string":"Design Automation and Test Department, Sperry Univac","institution_ids":[]},{"raw_affiliation_string":"Design Automation and Test Department, Sperry Univac, Roseville, MN, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110756920","display_name":"Su","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]},{"id":"https://openalex.org/I121980950","display_name":"Utah State University","ror":"https://ror.org/00h6set76","country_code":"US","type":"education","lineage":["https://openalex.org/I121980950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Su","raw_affiliation_strings":["Department of Computer Science, State University of New York, Binghamton, Binghamton, NY, USA","Department of Electrical Engineering, Utah State University, Logan, UT, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, State University of New York, Binghamton, Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]},{"raw_affiliation_string":"Department of Electrical Engineering, Utah State University, Logan, UT, USA","institution_ids":["https://openalex.org/I121980950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007750058"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.472,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86843356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-27","issue":"10","first_page":"911","last_page":"923"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7297999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7297999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.11649999767541885,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.026399999856948853,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6768585443496704},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6429427266120911},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5730366110801697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5605940222740173},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5234588980674744},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5192763805389404},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47013387084007263},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.414574533700943},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3936203718185425},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3545675277709961},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.31702080368995667},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22860220074653625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16354170441627502},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14047184586524963}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6768585443496704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6429427266120911},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5730366110801697},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5605940222740173},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5234588980674744},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5192763805389404},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47013387084007263},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.414574533700943},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3936203718185425},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3545675277709961},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31702080368995667},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22860220074653625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16354170441627502},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14047184586524963},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1978.1674970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1978.1674970","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332505","display_name":"U.S. Public Health Service","ror":"https://ror.org/05xf94514"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1548232370","https://openalex.org/W1968660983","https://openalex.org/W1973411534","https://openalex.org/W2007702203","https://openalex.org/W2013060616","https://openalex.org/W2016807852","https://openalex.org/W2024332750","https://openalex.org/W2034570505","https://openalex.org/W2038494392","https://openalex.org/W2038539185","https://openalex.org/W2051413981","https://openalex.org/W2075234999","https://openalex.org/W2085126740","https://openalex.org/W2139937161"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2169337913","https://openalex.org/W2074526596","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2766377030","https://openalex.org/W2107594749"],"abstract_inverted_index":{"Metal-oxide-semiconductor":[0],"(MOS)":[1],"logic":[2,8],"elements":[3],"offer":[4],"advantages":[5],"over":[6],"bipolar":[7],"elements,":[9],"such":[10],"as":[11,18,20],"smaller":[12],"size,":[13],"complexity,":[14],"and":[15,23],"power":[16],"consumption,":[17],"well":[19],"more":[21],"flexibility":[22],"versatility.":[24],"Since":[25],"MOS":[26,38],"is":[27,46],"playing":[28],"a":[29,41],"major":[30],"role":[31],"in":[32],"large-scale":[33],"integration":[34],"(LSI),":[35],"synthesis":[36],"of":[37,44],"networks":[39],"with":[40],"large":[42],"number":[43],"variables":[45],"very":[47],"important.":[48]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}