{"id":"https://openalex.org/W1975738018","doi":"https://doi.org/10.1109/tc.1977.5009268","title":"The Generation of Completion Signals in Iterative Combinational Circuits","display_name":"The Generation of Completion Signals in Iterative Combinational Circuits","publication_year":1977,"publication_date":"1977-01-01","ids":{"openalex":"https://openalex.org/W1975738018","doi":"https://doi.org/10.1109/tc.1977.5009268","mag":"1975738018"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1977.5009268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.5009268","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113665871","display_name":"Stephen H. Unger","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen H. Unger","raw_affiliation_strings":["Department of Electrical Engineering Computer Science, Columbia University, New York, NY, USA","Department of Electrical Engineering and Computer Science, Columbia University, New York, NY 10027"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Computer Science, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Columbia University, New York, NY 10027","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5113665871"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.10044532,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-26","issue":"1","first_page":"13","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.6812446117401123},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6636380553245544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6107174158096313},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.561176061630249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5487719774246216},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.5197384357452393},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.49033331871032715},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47444140911102295},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4219355881214142},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4041348993778229},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35999518632888794},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2648046612739563}],"concepts":[{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.6812446117401123},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6636380553245544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6107174158096313},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.561176061630249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5487719774246216},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.5197384357452393},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.49033331871032715},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47444140911102295},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4219355881214142},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4041348993778229},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35999518632888794},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2648046612739563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1977.5009268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.5009268","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W332445480","https://openalex.org/W1543281322","https://openalex.org/W1576979152","https://openalex.org/W2028822977","https://openalex.org/W2052363354","https://openalex.org/W2060729308","https://openalex.org/W2066128851","https://openalex.org/W2110927111","https://openalex.org/W2140746598"],"related_works":["https://openalex.org/W1527570955","https://openalex.org/W2066215974","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W2163776294","https://openalex.org/W3141297747","https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W2106889348","https://openalex.org/W2884916459"],"abstract_inverted_index":{"It":[0],"is":[1],"shown":[2],"that,":[3],"if":[4],"a":[5,35],"flow":[6],"table":[7],"has":[8],"synchronizing":[9],"sequences,":[10],"they":[11],"can":[12],"be":[13,54],"used,":[14],"at":[15],"little":[16],"added":[17],"cost,":[18],"to":[19,53],"reduce":[20],"substantially":[21],"the":[22,48],"average":[23],"delay":[24],"in":[25],"combinational":[26],"iterative":[27],"realizations":[28],"that":[29],"generate":[30],"completion":[31],"signals.":[32],"This":[33],"constitutes":[34],"generalization":[36],"of":[37,50],"earlier":[38],"work":[39],"by":[40],"Waite.":[41],"Some":[42],"quantitative":[43],"results":[44],"are":[45],"presented":[46],"indicating":[47],"extent":[49],"speed":[51],"up":[52],"expected.":[55]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}