{"id":"https://openalex.org/W2028822977","doi":"https://doi.org/10.1109/tc.1977.1674846","title":"Tree Realizations of Iterative Circuits","display_name":"Tree Realizations of Iterative Circuits","publication_year":1977,"publication_date":"1977-04-01","ids":{"openalex":"https://openalex.org/W2028822977","doi":"https://doi.org/10.1109/tc.1977.1674846","mag":"2028822977"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1977.1674846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674846","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069123498","display_name":"Unger","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Unger","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Columbia University"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Columbia University","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5069123498"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":1.2414,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.79314824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-26","issue":"4","first_page":"365","last_page":"383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7777910828590393},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.6385176777839661},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.5247343182563782},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.523800253868103},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.49992990493774414},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4943199157714844},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.48369699716567993},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4823595881462097},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.43866705894470215},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4327086806297302},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4169186055660248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40749114751815796},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40505433082580566},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4028761088848114},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08734676241874695}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7777910828590393},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.6385176777839661},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.5247343182563782},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.523800253868103},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.49992990493774414},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4943199157714844},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.48369699716567993},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4823595881462097},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.43866705894470215},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4327086806297302},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4169186055660248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40749114751815796},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40505433082580566},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4028761088848114},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08734676241874695},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1977.1674846","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674846","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W332445480","https://openalex.org/W1543281322","https://openalex.org/W1576979152","https://openalex.org/W2000396627","https://openalex.org/W2017438261","https://openalex.org/W2036018689","https://openalex.org/W2060729308","https://openalex.org/W2066128851","https://openalex.org/W2096648424","https://openalex.org/W2131647018","https://openalex.org/W4206588298","https://openalex.org/W6650320613"],"related_works":["https://openalex.org/W1936629927","https://openalex.org/W2134045762","https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2018106661","https://openalex.org/W1939541994","https://openalex.org/W2039140951","https://openalex.org/W2157277696","https://openalex.org/W2122735785","https://openalex.org/W2125277664"],"abstract_inverted_index":{"It":[0],"is":[1,28,44],"shown":[2],"how":[3],"any":[4],"combinational":[5],"function":[6,47],"that":[7],"can":[8],"be":[9,20],"described":[10],"by":[11],"a":[12,45,62],"flow":[13],"table\u2014or":[14],"equivalently\u2014is":[15],"realizable":[16],"in":[17,22],"iterative":[18],"form\u2014can":[19],"realized":[21],"tree":[23],"form.":[24],"The":[25],"propagation":[26],"delay":[27],"then":[29],"proportional":[30],"to":[31,54],"the":[32,36,41],"logarithm":[33],"of":[34,38,48,57],"n,":[35],"number":[37],"inputs,":[39],"while":[40],"logic":[42],"complexity":[43],"linear":[46],"n.":[49],"These":[50],"results":[51],"are":[52],"related":[53],"various":[55],"implementations":[56],"high-speed":[58,65],"binary":[59],"adders":[60],"and":[61],"proposed":[63],"new":[64],"adder":[66],"circuit.":[67]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}