{"id":"https://openalex.org/W1772352068","doi":"https://doi.org/10.1109/tc.1977.1674821","title":"Design of Ternary COS/MOS Memory and Sequential Circuits","display_name":"Design of Ternary COS/MOS Memory and Sequential Circuits","publication_year":1977,"publication_date":"1977-03-01","ids":{"openalex":"https://openalex.org/W1772352068","doi":"https://doi.org/10.1109/tc.1977.1674821","mag":"1772352068"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1977.1674821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674821","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087586460","display_name":"Mouftah","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mouftah","raw_affiliation_strings":["Department of Electrical Engineering, University of Toronto","Department of Electrical Engineering, University of Toronto#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Toronto","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Toronto#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109177034","display_name":"Jord\u00e1n","orcid":null},"institutions":[{"id":"https://openalex.org/I43406934","display_name":"Universit\u00e9 Laval","ror":"https://ror.org/04sjchr03","country_code":"CA","type":"education","lineage":["https://openalex.org/I43406934"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jordan","raw_affiliation_strings":["Department of Electrical Engineering, Laval University, Quebec, QUE, Canada","[Department of Electrical Engineering, Laval University, Quebec, QUE, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Laval University, Quebec, QUE, Canada","institution_ids":["https://openalex.org/I43406934"]},{"raw_affiliation_string":"[Department of Electrical Engineering, Laval University, Quebec, QUE, Canada]","institution_ids":["https://openalex.org/I43406934"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7227,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.91736502,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"C-26","issue":"3","first_page":"281","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9854999780654907,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.9011574983596802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.487138956785202},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4117829203605652},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.38585323095321655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36354297399520874},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28437936305999756},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08055123686790466},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06370043754577637}],"concepts":[{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.9011574983596802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.487138956785202},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4117829203605652},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.38585323095321655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36354297399520874},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28437936305999756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08055123686790466},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06370043754577637}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1977.1674821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674821","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1973956072","https://openalex.org/W1995711497","https://openalex.org/W1996025757","https://openalex.org/W2050863253","https://openalex.org/W2071730048","https://openalex.org/W2078241308","https://openalex.org/W2121878622","https://openalex.org/W2140379224","https://openalex.org/W2275424417","https://openalex.org/W3014473719","https://openalex.org/W6775559581"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W4390516098"],"abstract_inverted_index":{"Ternary":[0,44],"storage":[1],"elements":[2,139],"are":[3,21,50,134],"realized":[4],"using":[5,78],"ternary":[6,18,68,81,99,107,125,130,143,149,160],"operators":[7],"and":[8,23,33,41,47,132],"fundamental":[9],"circuits,":[10],"designed":[11,119],"with":[12],"the":[13,27,36,39,42,64,79,89,121,138,159],"COS/MOS":[14],"integrated":[15],"circuits.":[16],"Several":[17],"flip-flops":[19],"(tri-flops)":[20],"constructed":[22],"described":[24],"in":[25],"detail:":[26],"PZN":[28],"(set":[29],"positive,":[30],"set":[31,34],"zero,":[32],"negative),":[35],"clocked":[37],"PZN,":[38],"D-type,":[40],"T-type.":[43],"shift":[45],"registers":[46],"ring":[48],"counter":[49,70,101,108],"formed":[51],"by":[52],"means":[53],"of":[54,66,123,140,158],"these":[55],"tri-flops.":[56],"A":[57,105,115,129,147],"master-slave":[58],"T-type":[59],"tri-flop":[60],"is":[61,92,102,113,118,152],"used":[62],"for":[63,120],"construction":[65,122],"a":[67,95,98,124,141,155],"up":[69],"able":[71],"to":[72,76,136],"count":[73],"from":[74,84],"0":[75],"3n":[77],"normal":[80],"code":[82,91],"or":[83],"-(3n-1)/2":[85],"to+(3n":[86],"-1)/2":[87],"when":[88],"signed-ternary":[90],"employed.":[93],"With":[94],"small":[96],"modification,":[97],"down":[100],"also":[103],"constructed.":[104],"divide-by-M":[106],"which":[109],"can":[110],"be":[111,137],"programmed":[112],"described.":[114],"memory":[116,145,161],"cell":[117,157],"random-access-memory":[126],"array":[127],"(TRAM).":[128],"decoder":[131],"encoder":[133],"presented":[135],"complete":[142],"read-only":[144],"(TROM).":[146],"modified":[148],"inverter":[150],"(MTI)":[151],"taken":[153],"as":[154],"unit":[156],"matrix.":[162]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}