{"id":"https://openalex.org/W2084308843","doi":"https://doi.org/10.1109/tc.1977.1674741","title":"Minimum Universal Logic Module Sequential Circuits with Decoders","display_name":"Minimum Universal Logic Module Sequential Circuits with Decoders","publication_year":1977,"publication_date":"1977-10-01","ids":{"openalex":"https://openalex.org/W2084308843","doi":"https://doi.org/10.1109/tc.1977.1674741","mag":"2084308843"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1977.1674741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674741","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097907681","display_name":"Voith","orcid":null},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Voith","raw_affiliation_strings":["Department of Electrical Engineering, University of Toledo","Dept. of Electrical Engineering University of Toledo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Toledo","institution_ids":["https://openalex.org/I90871651"]},{"raw_affiliation_string":"Dept. of Electrical Engineering University of Toledo","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5097907681"],"corresponding_institution_ids":["https://openalex.org/I90871651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.21464523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-26","issue":"10","first_page":"1032","last_page":"1035"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6719573736190796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6509557962417603},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6272473335266113},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5651611685752869},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.544818639755249},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5069663524627686},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49931883811950684},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4950065016746521},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.47344136238098145},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4601811170578003},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.45785626769065857},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4536615312099457},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.42313069105148315},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3472273051738739},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2807515561580658},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18045729398727417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12890473008155823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09378516674041748}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6719573736190796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6509557962417603},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6272473335266113},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5651611685752869},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.544818639755249},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5069663524627686},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49931883811950684},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4950065016746521},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.47344136238098145},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4601811170578003},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45785626769065857},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4536615312099457},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.42313069105148315},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3472273051738739},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2807515561580658},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18045729398727417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12890473008155823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09378516674041748}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1977.1674741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1977.1674741","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1576979152","https://openalex.org/W1994982151","https://openalex.org/W2042137877","https://openalex.org/W2072670456","https://openalex.org/W2138671757","https://openalex.org/W2164430123"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2619968078","https://openalex.org/W2082591327","https://openalex.org/W2171918386","https://openalex.org/W2066518505","https://openalex.org/W2991771859","https://openalex.org/W2103473573","https://openalex.org/W2152533674","https://openalex.org/W2356714888","https://openalex.org/W1827076955"],"abstract_inverted_index":{"Universal":[0],"logic":[1],"modules":[2],"of":[3,31,38,41],"n":[4,33],"variables":[5],"(ULM-n)":[6],"can":[7,21],"be":[8,22],"used":[9],"to":[10],"synthesize":[11],"sequential":[12],"machines.":[13],"It":[14],"has":[15],"been":[16],"shown":[17],"that":[18],"any":[19],"machine":[20],"realized":[23],"using":[24],"delayed":[25],"ULM's":[26,42],"and":[27],"OR":[28],"gates.":[29],"Addition":[30],"an":[32],"-to-2n":[34],"decoder":[35],"allows":[36],"minimization":[37],"the":[39],"number":[40],"necessary.":[43]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}