{"id":"https://openalex.org/W2083731978","doi":"https://doi.org/10.1109/tc.1976.5009250","title":"Flip-Flops for Multiple-Valued Logic","display_name":"Flip-Flops for Multiple-Valued Logic","publication_year":1976,"publication_date":"1976-03-01","ids":{"openalex":"https://openalex.org/W2083731978","doi":"https://doi.org/10.1109/tc.1976.5009250","mag":"2083731978"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.5009250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.5009250","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026514708","display_name":"Thurman A. Irving","orcid":null},"institutions":[{"id":"https://openalex.org/I2801558778","display_name":"LabCorp (United States)","ror":"https://ror.org/03zsdhz84","country_code":"US","type":"company","lineage":["https://openalex.org/I2801558778"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thurman A. Irving","raw_affiliation_strings":["Tracor, VA, USA","Tracor, Inc., of Arlington, VA 22209"],"affiliations":[{"raw_affiliation_string":"Tracor, VA, USA","institution_ids":["https://openalex.org/I2801558778"]},{"raw_affiliation_string":"Tracor, Inc., of Arlington, VA 22209","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012148704","display_name":"Sajjan G. Shiva","orcid":"https://orcid.org/0000-0002-3996-7484"},"institutions":[{"id":"https://openalex.org/I176692203","display_name":"Alabama Agricultural and Mechanical University","ror":"https://ror.org/05hz8m414","country_code":"US","type":"education","lineage":["https://openalex.org/I176692203"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sajjan G. Shiva","raw_affiliation_strings":["School of Technology, Alabama A and M University, Normal, AL, USA","School of Technology, Alabama A. & M. University, Normal, AL.#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Technology, Alabama A and M University, Normal, AL, USA","institution_ids":["https://openalex.org/I176692203"]},{"raw_affiliation_string":"School of Technology, Alabama A. & M. University, Normal, AL.#TAB#","institution_ids":["https://openalex.org/I176692203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076014723","display_name":"H. Troy Nagle","orcid":"https://orcid.org/0000-0003-2323-9818"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Troy Nagle","raw_affiliation_strings":["Department of Electrical Engineering, Aubum University, Auburn, AL, USA","Department of Electrical Engineering, Auburn University, Auburn, AL 36830"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Aubum University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"Department of Electrical Engineering, Auburn University, Auburn, AL 36830","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026514708"],"corresponding_institution_ids":["https://openalex.org/I2801558778"],"apc_list":null,"apc_paid":null,"fwci":2.5264,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.88983291,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"C-25","issue":"3","first_page":"237","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.758348286151886},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6665777564048767},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5817577242851257},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.564137876033783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5554771423339844},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5389789342880249},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5161124467849731},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42632463574409485},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4208992123603821},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41143831610679626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37240469455718994},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3663191795349121},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3040011525154114},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3022651672363281},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2559051513671875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17942115664482117},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12665775418281555},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12356171011924744}],"concepts":[{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.758348286151886},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6665777564048767},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5817577242851257},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.564137876033783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5554771423339844},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5389789342880249},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5161124467849731},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42632463574409485},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4208992123603821},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41143831610679626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37240469455718994},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3663191795349121},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3040011525154114},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3022651672363281},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2559051513671875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17942115664482117},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12665775418281555},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12356171011924744},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.5009250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.5009250","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2064547292","https://openalex.org/W2071730048","https://openalex.org/W2319549361"],"related_works":["https://openalex.org/W1965850601","https://openalex.org/W2978427427","https://openalex.org/W2746929098","https://openalex.org/W2386022279","https://openalex.org/W2101877870","https://openalex.org/W4296473373","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W1966764473","https://openalex.org/W2059422871"],"abstract_inverted_index":{"A":[0],"family":[1],"of":[2,19],"multiple-valued":[3],"(MV)":[4],"electronic":[5],"memory":[6],"elements,":[7],"referred":[8],"to":[9,32,60],"herein":[10],"as":[11],"flip-flops,":[12],"is":[13],"presented":[14,76],"along":[15],"with":[16],"a":[17,78],"system":[18],"MV":[20,28,35,67],"algebra":[21],"upon":[22],"which":[23],"they":[24,57],"are":[25,30,49,54,58,75],"based.":[26],"These":[27],"flip-flops":[29,38,48],"compared":[31],"binary":[33],"flip-flops.":[34],"asynchronous":[36],"set-clear":[37,86],"and":[39,44,56,72,88],"synchronous":[40,91],"set-clear,":[41],"D-type,":[42],"JK,":[43],"modulo":[45],"N":[46],"counter":[47],"presented,":[50],"their":[51],"next-state":[52],"equations":[53],"derived,":[55],"shown":[59],"have":[61],"desirable":[62],"properties":[63],"for":[64,77],"use":[65],"in":[66],"sequential":[68,92],"circuits.":[69],"Experimental":[70],"results":[71],"schematic":[73],"diagrams":[74],"level":[79],"restoring":[80],"three-valued":[81],"logic":[82],"gate,":[83],"the":[84],"clocked":[85],"flip-flop,":[87],"an":[89],"example":[90],"circuit.":[93]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}