{"id":"https://openalex.org/W2082758488","doi":"https://doi.org/10.1109/tc.1976.1674661","title":"Transition Count Testing of Combinational Logic Circuits","display_name":"Transition Count Testing of Combinational Logic Circuits","publication_year":1976,"publication_date":"1976-06-01","ids":{"openalex":"https://openalex.org/W2082758488","doi":"https://doi.org/10.1109/tc.1976.1674661","mag":"2082758488"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674661","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112047069","display_name":"Hayes","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hayes","raw_affiliation_strings":["Department of Electrical Engineering and the Computer Science Program, University of Southern California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and the Computer Science Program, University of Southern California","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112047069"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":5.1027,"has_fulltext":false,"cited_by_count":124,"citation_normalized_percentile":{"value":0.95144509,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"C-25","issue":"6","first_page":"613","last_page":"620"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7775188684463501},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5788688063621521},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5774793028831482},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.503912627696991},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.496888667345047},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.48605042695999146},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.48227766156196594},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.455194354057312},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40540415048599243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.401814341545105},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12632447481155396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09476348757743835}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7775188684463501},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5788688063621521},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5774793028831482},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.503912627696991},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.496888667345047},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.48605042695999146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.48227766156196594},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.455194354057312},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40540415048599243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.401814341545105},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12632447481155396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09476348757743835},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674661","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674661","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W46904109","https://openalex.org/W1550639760","https://openalex.org/W1978715677","https://openalex.org/W2083152404","https://openalex.org/W2140824755"],"related_works":["https://openalex.org/W2069145203","https://openalex.org/W2085176210","https://openalex.org/W1702800398","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2543766998","https://openalex.org/W573124066","https://openalex.org/W2169337913","https://openalex.org/W1969171031"],"abstract_inverted_index":{"Logic":[0],"circuits":[1],"are":[2,126,149,172],"usually":[3],"tested":[4],"by":[5,26,98,106],"applying":[6],"a":[7,79],"sequence":[8,23],"of":[9,37,44,82,91,95,157],"input":[10],"patterns":[11],"S":[12],"to":[13,28,119,133],"the":[14,20,29,42,46,66,72,89,113],"circuit":[15],"under":[16],"test":[17,147],"and":[18,93,137,165],"comparing":[19],"observed":[21,67],"response":[22,31],"R":[24,49],"bit":[25,27],"expected":[30],"Ro.":[32],"The":[33,155],"transition":[34],"count":[35],"(TC)":[36],"R,":[38],"denoted":[39],"c(R),":[40],"is":[41,56,63,86,101,110,163,167],"number":[43],"times":[45],"signals":[47],"forming":[48],"change":[50],"value.":[51],"In":[52],"TC":[53,68,74,83,99,114,131,158,170],"testing":[54,100,159],"c(R)":[55,69],"recorded":[57],"rather":[58],"than":[59,103],"R.":[60],"A":[61],"fault":[62,161],"detected":[64],"if":[65],"differs":[70],"from":[71],"correct":[73],"c(Ro).":[75,123],"This":[76],"paper":[77],"presents":[78],"formal":[80],"analysis":[81],"testing.":[84,108],"It":[85],"shown":[87],"that":[88,104,112,169],"degree":[90],"detectability":[92],"distinguishability":[94],"faults":[96,140],"obtainable":[97,105],"less":[102],"conventional":[107],"t":[109],"argued":[111],"tests":[115,132,171],"should":[116],"be":[117],"constructed":[118],"maximize":[120],"or":[121,145],"minimize":[122],"General":[124],"methods":[125],"presented":[127],"for":[128,151,160,175],"constructing":[129],"complete":[130],"detect":[134],"both":[135],"single":[136],"multiple":[138],"stuck-line":[139],"in":[141],"combinational":[142],"circuits.":[143,154],"Optimal":[144],"near-optimal":[146],"sequences":[148],"derived":[150],"one-and":[152],"two-level":[153],"use":[156],"location":[162],"examined,":[164],"it":[166],"concluded":[168],"relatively":[173],"inefficient":[174],"this":[176],"purpose.":[177]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}