{"id":"https://openalex.org/W1997317373","doi":"https://doi.org/10.1109/tc.1976.1674659","title":"A Module-Level Testing Approach for Combinational Networks","display_name":"A Module-Level Testing Approach for Combinational Networks","publication_year":1976,"publication_date":"1976-06-01","ids":{"openalex":"https://openalex.org/W1997317373","doi":"https://doi.org/10.1109/tc.1976.1674659","mag":"1997317373"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674659","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097143882","display_name":"Batni","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Batni","raw_affiliation_strings":["Bell Laboratories, Naperville, IL, USA","Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Bell Laboratories, Naperville, IL, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016334090","display_name":"Kime","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kime","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5097143882"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":2.0795,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.84493284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-25","issue":"6","first_page":"594","last_page":"604"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7526876330375671},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7322344779968262},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6135687828063965},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5035013556480408},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.49297165870666504},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.43655917048454285},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4343153238296509},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3860643208026886},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36514776945114136},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3601672649383545},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31543421745300293},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2669943869113922},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20934227108955383},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1473294198513031},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14515653252601624},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11892783641815186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1132640540599823}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7526876330375671},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7322344779968262},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6135687828063965},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5035013556480408},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49297165870666504},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.43655917048454285},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4343153238296509},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3860643208026886},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36514776945114136},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3601672649383545},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31543421745300293},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2669943869113922},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20934227108955383},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1473294198513031},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14515653252601624},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11892783641815186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1132640540599823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674659","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W69067646","https://openalex.org/W290503896","https://openalex.org/W299503711","https://openalex.org/W1983881446","https://openalex.org/W1994604020","https://openalex.org/W1998294083","https://openalex.org/W2006306809","https://openalex.org/W2020218525","https://openalex.org/W2031801307","https://openalex.org/W2034570505","https://openalex.org/W2035485837","https://openalex.org/W2042137877","https://openalex.org/W2052286687","https://openalex.org/W2069046389","https://openalex.org/W2084840978","https://openalex.org/W2090292968","https://openalex.org/W2090658039","https://openalex.org/W2092469388","https://openalex.org/W2115998209","https://openalex.org/W2123561666","https://openalex.org/W2138671757","https://openalex.org/W2157061909","https://openalex.org/W2167639389","https://openalex.org/W2170668119","https://openalex.org/W2293938829","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2117563988","https://openalex.org/W2091833418","https://openalex.org/W1412895167","https://openalex.org/W2120257283","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W2132684947","https://openalex.org/W1493811107"],"abstract_inverted_index":{"A":[0],"module-level":[1],"testing":[2,45],"approach":[3,20,40],"for":[4,28,55],"combinational":[5],"networks":[6,91],"which":[7,76,92],"employs":[8],"hardware":[9],"modification":[10,98],"and":[11,62,84,99],"a":[12,24,65],"simplified":[13],"test":[14,68,100],"generation":[15,101],"procedure":[16],"is":[17,21],"described.":[18],"The":[19,36],"based":[22],"on":[23],"directed":[25],"graph":[26],"model":[27],"the":[29,33,39,48,56,59,86],"network":[30,60],"derived":[31],"at":[32,47],"module":[34,49],"level.":[35],"objectives":[37],"of":[38,78,94],"are":[41,81,88,103],"to":[42,51,63,90],"deal":[43],"with":[44,70],"directly":[46],"level,":[50],"use":[52],"cataloged":[53],"tests":[54],"modules":[57,80],"in":[58],"environment,":[61],"generate":[64],"fault":[66,72],"detection":[67],"set":[69],"\"good\"":[71],"location":[73],"capability.":[74],"Networks":[75],"consist":[77,93],"single-output":[79],"treated":[82],"initially":[83],"then":[85],"results":[87],"extended":[89],"multiple-output":[95],"modules.":[96],"Hardware":[97],"procedures":[102],"illustrated.":[104]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}