{"id":"https://openalex.org/W2136413239","doi":"https://doi.org/10.1109/tc.1976.1674635","title":"A Microcomputer with a Shift-Register Memory","display_name":"A Microcomputer with a Shift-Register Memory","publication_year":1976,"publication_date":"1976-05-01","ids":{"openalex":"https://openalex.org/W2136413239","doi":"https://doi.org/10.1109/tc.1976.1674635","mag":"2136413239"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674635","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067119329","display_name":"Kartashev","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kartashev","raw_affiliation_strings":["Dynamic Computer Architecture"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dynamic Computer Architecture","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5067119329"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.729,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72601156,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-25","issue":"5","first_page":"470","last_page":"484"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9678000211715698,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9678000211715698,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14470","display_name":"Advanced Data Processing Techniques","score":0.9115999937057495,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8641420602798462},{"id":"https://openalex.org/keywords/microcomputer","display_name":"Microcomputer","score":0.6941652297973633},{"id":"https://openalex.org/keywords/subroutine","display_name":"Subroutine","score":0.6037265062332153},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5963729619979858},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5853933095932007},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.581610381603241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5448593497276306},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5164952278137207},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5093141794204712},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45266517996788025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44938981533050537},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.40220820903778076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34631460905075073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30604177713394165},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28239792585372925},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.27338358759880066},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2662227749824524}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8641420602798462},{"id":"https://openalex.org/C132090242","wikidata":"https://www.wikidata.org/wiki/Q32738","display_name":"Microcomputer","level":3,"score":0.6941652297973633},{"id":"https://openalex.org/C96147967","wikidata":"https://www.wikidata.org/wiki/Q190686","display_name":"Subroutine","level":2,"score":0.6037265062332153},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5963729619979858},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5853933095932007},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.581610381603241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5448593497276306},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5164952278137207},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5093141794204712},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45266517996788025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44938981533050537},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.40220820903778076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34631460905075073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30604177713394165},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28239792585372925},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.27338358759880066},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2662227749824524},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674635","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1986435614","https://openalex.org/W2029423690","https://openalex.org/W2045058695","https://openalex.org/W2049780977","https://openalex.org/W2132706744","https://openalex.org/W2289109930","https://openalex.org/W4250786482"],"related_works":["https://openalex.org/W2017161493","https://openalex.org/W2136413239","https://openalex.org/W4255238146","https://openalex.org/W4233743464","https://openalex.org/W2039534605","https://openalex.org/W2169791678","https://openalex.org/W1493577583","https://openalex.org/W2126420334","https://openalex.org/W2085245868","https://openalex.org/W1566691673"],"abstract_inverted_index":{"A":[0,58],"study":[1],"of":[2,18,35,61,71,84,105,111,120,129],"architecture":[3],"for":[4],"an":[5,44],"8-bit":[6],"microprogrammed":[7,107],"microcomputer":[8,20],"(MPM)":[9],"is":[10,21,30,89],"presented":[11],"in":[12],"this":[13,19],"paper.":[14],"The":[15],"control":[16,86],"memory":[17,27],"implemented":[22],"as":[23],"a":[24,54,117],"dynamic":[25],"shift-register":[26],"(SRM).":[28],"It":[29,88],"shown":[31,90],"that":[32,46,91],"the":[33,36,39,47,75,78,96,112,136],"use":[34],"SRM":[37,76],"simplifies":[38,69],"processor":[40,130],"circuits":[41],"to":[42,135],"such":[43],"extent":[45],"entire":[48],"CPU":[49],"can":[50],"be":[51],"placed":[52],"on":[53],"single":[55],"LSI":[56],"module.":[57],"new":[59],"type":[60],"instruction":[62],"(the":[63],"tabled":[64,93],"instruction)":[65],"introduced":[66],"not":[67],"only":[68],"organization":[70],"data":[72],"exchange":[73],"between":[74],"and":[77,122],"processor,":[79],"but":[80],"also":[81],"allows":[82],"organizing":[83],"complex":[85],"sequences.":[87],"some":[92],"instructions":[94,121],"implement":[95],"actions":[97],"which":[98],"ordinarily":[99],"are":[100,114,132],"performed":[101],"by":[102],"small":[103],"subroutines":[104],"conventional":[106],"computers.":[108],"Other":[109],"features":[110],"MPM":[113],"more":[115],"1)":[116],"powerful":[118],"set":[119],"2)":[123],"greatly":[124],"simplified":[125],"programming,":[126],"since":[127],"hundreds":[128],"registers":[131],"made":[133],"available":[134],"programmer.":[137]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}