{"id":"https://openalex.org/W1825320825","doi":"https://doi.org/10.1109/tc.1976.1674591","title":"Modeling and Digital Simulation for Design Verification and Diagnosis","display_name":"Modeling and Digital Simulation for Design Verification and Diagnosis","publication_year":1976,"publication_date":"1976-12-01","ids":{"openalex":"https://openalex.org/W1825320825","doi":"https://doi.org/10.1109/tc.1976.1674591","mag":"1825320825"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674591","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097452665","display_name":"Szygenda","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Szygenda","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas","Department of Electrical Engineering, University of Technology, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109063364","display_name":"Thompson","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thompson","raw_affiliation_strings":["Department of Electrical Engineering, University of Technology, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":8.7475,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.98265896,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"C-25","issue":"12","first_page":"1242","last_page":"1253"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7907123565673828},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6317067742347717},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.6045131683349609},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5923474431037903},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5016052722930908},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4852418899536133},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4731748402118683},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.46705758571624756},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.44022414088249207},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.42133674025535583},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4175618588924408},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38574182987213135},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.34306809306144714},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3321238160133362},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3158433437347412},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2737795114517212},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22898080945014954},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20995429158210754},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2000633180141449},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11545541882514954},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10795781016349792},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.08662524819374084}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7907123565673828},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6317067742347717},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.6045131683349609},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5923474431037903},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5016052722930908},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4852418899536133},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4731748402118683},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.46705758571624756},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.44022414088249207},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.42133674025535583},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4175618588924408},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38574182987213135},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.34306809306144714},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3321238160133362},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3158433437347412},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2737795114517212},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22898080945014954},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20995429158210754},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2000633180141449},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11545541882514954},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10795781016349792},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.08662524819374084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674591","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1979430825","https://openalex.org/W1980109288","https://openalex.org/W1983839005","https://openalex.org/W1997503802","https://openalex.org/W2010454440","https://openalex.org/W2020278478","https://openalex.org/W2021218329","https://openalex.org/W2023199338","https://openalex.org/W2033176194","https://openalex.org/W2075033121","https://openalex.org/W2077292502","https://openalex.org/W2081990463","https://openalex.org/W2083772386","https://openalex.org/W2085176210","https://openalex.org/W2103482553","https://openalex.org/W2112704929","https://openalex.org/W2116938114","https://openalex.org/W2120688461","https://openalex.org/W2129599468","https://openalex.org/W2150944068","https://openalex.org/W2167069814","https://openalex.org/W4285719527","https://openalex.org/W6669155244","https://openalex.org/W6671898616","https://openalex.org/W6677625147"],"related_works":["https://openalex.org/W2084021295","https://openalex.org/W4237135115","https://openalex.org/W176551009","https://openalex.org/W3097333598","https://openalex.org/W2548858633","https://openalex.org/W2989388779","https://openalex.org/W2942930993","https://openalex.org/W2161167665","https://openalex.org/W2113539181","https://openalex.org/W2120231722"],"abstract_inverted_index":{"There":[0],"are":[1,98,114,203],"many":[2,182,218],"activities":[3,17],"included":[4],"under":[5],"the":[6,31,54,84,120,131,146,154,166,175,179,187,191,199,201,220],"category":[7],"of":[8,15,33,56,86,126,133,158,165,181,190,193,214,219],"design":[9,89,109],"automation":[10,110],"for":[11,30,53,83,95],"integrated":[12],"circuits.":[13],"Some":[14],"these":[16,96,160],"include":[18,45],"packaging,":[19],"placement,":[20],"routing,":[21],"interactive":[22],"graphics,":[23],"device":[24],"data":[25],"bases,":[26],"and":[27,38,67,88,91,102,118,162,170],"digital":[28,81,194],"simulation;":[29],"purpose":[32,55],"logic":[34,58,87],"verification,":[35],"timing":[36],"analysis,":[37],"diagnostic":[39],"test":[40],"verification.":[41,59],"One":[42],"might":[43],"also":[44,115],"high-level":[46],"simulation,":[47,52],"such":[48,135],"as":[49,211],"register":[50],"transfer":[51],"initial":[57],"This":[60,140],"paper":[61,141],"will":[62,208],"be":[63,138,209,223],"oriented":[64],"towards":[65],"modeling":[66],"implementation":[68],"questions":[69,127,149,221],"which":[70,128],"arise":[71,129],"when":[72],"one":[73,196,200],"is":[74],"attempting":[75],"to":[76,123,144,186,222],"implement":[77],"an":[78],"extremely":[79,100],"accurate":[80],"simulator":[82],"purposes":[85,97],"verification":[90],"fault":[92],"simulation.":[93],"Simulators":[94],"now":[99],"important":[101],"occupy":[103],"a":[104,124,212],"major":[105],"role":[106],"in":[107,156],"any":[108],"system.":[111],"These":[112],"systems":[113],"very":[116],"expensive":[117],"therefore":[119],"incorrect":[121],"answers":[122,168],"variety":[125],"during":[130],"process":[132],"developing":[134,159],"simulators":[136,161],"can":[137],"disastrous.":[139],"shall":[142],"attempt":[143],"acquaint":[145],"reader":[147],"with":[148],"that":[150],"have":[151,184],"arisen":[152],"over":[153],"years":[155],"terms":[157],"what":[163],"some":[164],"possible":[167],"are,":[169],"their":[171],"respective":[172],"tradeoffs.":[173],"Although":[174],"successes,":[176],"and,":[177],"equally":[178],"failures,":[180],"people":[183],"contributed":[185],"present":[188],"state":[189],"art":[192],"simulators,":[195],"particular":[197],"simulator,":[198],"authors":[202],"most":[204],"intimately":[205],"involved":[206],"with,":[207],"used":[210],"source":[213],"detailed":[215],"examples":[216],"demonstrating":[217],"discussed.":[224]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}