{"id":"https://openalex.org/W2067404694","doi":"https://doi.org/10.1109/tc.1976.1674572","title":"The J-K Gate","display_name":"The J-K Gate","publication_year":1976,"publication_date":"1976-11-01","ids":{"openalex":"https://openalex.org/W2067404694","doi":"https://doi.org/10.1109/tc.1976.1674572","mag":"2067404694"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674572","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074253450","display_name":"Oberman","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Oberman","raw_affiliation_strings":["Department of Electrical Engineering, Technical University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technical University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5074253450"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5928,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66635623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-25","issue":"11","first_page":"1156","last_page":"1159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9384999871253967,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9384999871253967,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9380000233650208,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9365000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7848259806632996},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.7048579454421997},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6421769857406616},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5863859057426453},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5608066320419312},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5471148490905762},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5175149440765381},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5092443227767944},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.47321170568466187},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.47196802496910095},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.468600869178772},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4163419008255005},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.412389874458313},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3973623216152191},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3779533803462982},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2581045627593994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23091977834701538},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21662086248397827},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17581358551979065},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1583194136619568}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7848259806632996},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.7048579454421997},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6421769857406616},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5863859057426453},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5608066320419312},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5471148490905762},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5175149440765381},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5092443227767944},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.47321170568466187},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.47196802496910095},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.468600869178772},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4163419008255005},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.412389874458313},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3973623216152191},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3779533803462982},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2581045627593994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23091977834701538},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21662086248397827},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17581358551979065},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1583194136619568},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674572","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674572","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W188762367","https://openalex.org/W4252993849","https://openalex.org/W1017999001","https://openalex.org/W4361799621","https://openalex.org/W3205944968","https://openalex.org/W2355985656","https://openalex.org/W2565020286","https://openalex.org/W2071594397","https://openalex.org/W2765195743","https://openalex.org/W2185672074"],"abstract_inverted_index":{"For":[0],"many":[1],"years":[2],"two-input":[3,26],"NAND,":[4],"AND,":[5],"NOR,":[6],"OR":[7],"and":[8,48],"EX-OR":[9],"gates":[10,27],"have":[11,32,39,64],"been":[12,33],"commercially":[13,66],"available":[14],"as":[15],"cheap":[16],"quad":[17,24],"TTL":[18],"integrated":[19],"circuits":[20],"(IC's).":[21],"Ideas":[22],"on":[23,60],"programmable":[25,54],"(three":[28],"inputs":[29],"per":[30],"gate)":[31],"published":[34],"in":[35],"the":[36,42],"literature":[37],"but":[38],"not":[40,74],"reached":[41],"commercial":[43],"stage":[44],"[1].":[45],"However,":[46],"complicated":[47],"expensive":[49],"arithmetic":[50],"logic":[51],"units":[52],"(ALU's)":[53],"to":[55],"perform":[56],"16":[57],"different":[58],"functions":[59],"two":[61],"4-bit":[62],"arguments":[63],"become":[65],"available.":[67],"The":[68],"four":[69],"sections":[70],"of":[71],"ALU's":[72],"are":[73],"individually":[75],"programmable.":[76]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}