{"id":"https://openalex.org/W1967110295","doi":"https://doi.org/10.1109/tc.1976.1674565","title":"Some Comments Concerning Design of Pipeline Arithmetic Arrays","display_name":"Some Comments Concerning Design of Pipeline Arithmetic Arrays","publication_year":1976,"publication_date":"1976-11-01","ids":{"openalex":"https://openalex.org/W1967110295","doi":"https://doi.org/10.1109/tc.1976.1674565","mag":"1967110295"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1976.1674565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674565","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112048361","display_name":"Majithia","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Majithia","raw_affiliation_strings":["Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","Dept. of Electrical Eng. University of Waterloo"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"Dept. of Electrical Eng. University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112048361"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.6316,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67031038,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"C-25","issue":"11","first_page":"1132","last_page":"1134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8818696737289429},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8235942125320435},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7733063101768494},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7521059513092041},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.6533470153808594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6040577292442322},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6032143831253052},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4943966865539551},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4772622287273407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1441408395767212},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07113710045814514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0654962956905365}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8818696737289429},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8235942125320435},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7733063101768494},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7521059513092041},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.6533470153808594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6040577292442322},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6032143831253052},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4943966865539551},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4772622287273407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1441408395767212},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07113710045814514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0654962956905365},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1976.1674565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1976.1674565","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1993756498","https://openalex.org/W2026445082","https://openalex.org/W2052125174","https://openalex.org/W2065854182"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2300671402","https://openalex.org/W4312888585","https://openalex.org/W2375218795","https://openalex.org/W2393010557"],"abstract_inverted_index":{"Cellular":[0],"arrays":[1,71,95],"for":[2,60],"arithmetic":[3],"operations":[4],"usually":[5],"consist":[6],"of":[7,25,36,51,57,75,84,119],"identical":[8],"cells":[9],"connected":[10],"in":[11,99],"an":[12],"iterative":[13,16],"or":[14,63],"near":[15],"pattern.":[17],"By":[18],"introducing":[19],"latch":[20,77],"circuits":[21,78],"between":[22],"the":[23,26,28,42,55,117],"rows":[24],"array,":[27],"entire":[29],"unit":[30],"can":[31,96],"be":[32,97],"pipelined.":[33],"The":[34],"effect":[35],"this":[37,108,110],"modification":[38],"is":[39,67,112],"to":[40,101],"increase":[41],"throughput":[43],"on":[44],"a":[45,61,88],"continuous":[46],"processing":[47],"basis.":[48],"In":[49,107],"most":[50],"such":[52,93],"designs,":[53],"however,":[54],"amount":[56,74],"hardware":[58],"required":[59],"maximally":[62],"fully":[64],"pipelined":[65,81],"array":[66],"prohibitively":[68],"large.":[69],"Pipeline":[70],"with":[72],"reduced":[73],"intermediate":[76],"imply":[79],"partially":[80],"designs":[82],"which":[83],"course":[85],"also":[86],"have":[87],"lower":[89],"throughput.":[90,106],"However,":[91],"several":[92],"pipeline":[94],"operated":[98],"parallel":[100,121],"achieve":[102],"some":[103],"specified":[104],"total":[105],"correspondence":[109],"aspect":[111],"analyzed":[113],"and":[114],"illustrated":[115],"by":[116],"design":[118],"48-bit":[120],"adders.":[122]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}