{"id":"https://openalex.org/W1968376233","doi":"https://doi.org/10.1109/tc.1973.5009184","title":"Boundary Conditions for Iteratively Realized Sequential Circuits","display_name":"Boundary Conditions for Iteratively Realized Sequential Circuits","publication_year":1973,"publication_date":"1973-09-01","ids":{"openalex":"https://openalex.org/W1968376233","doi":"https://doi.org/10.1109/tc.1973.5009184","mag":"1968376233"},"language":"en","primary_location":{"id":"doi:10.1109/tc.1973.5009184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1973.5009184","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103476574","display_name":"Sung Chiao Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I102607778","display_name":"Cleveland State University","ror":"https://ror.org/002tx1f22","country_code":"US","type":"education","lineage":["https://openalex.org/I102607778"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sung C. Hu","raw_affiliation_strings":["Department of Electrical Engineering, Cleveland State University, Cleveland, OH, USA","Department of Electrical Engineering, Cleveland State University, Cleveland, Ohio 44115"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Cleveland State University, Cleveland, OH, USA","institution_ids":["https://openalex.org/I102607778"]},{"raw_affiliation_string":"Department of Electrical Engineering, Cleveland State University, Cleveland, Ohio 44115","institution_ids":["https://openalex.org/I102607778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5103476574"],"corresponding_institution_ids":["https://openalex.org/I102607778"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09813875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"C-22","issue":"9","first_page":"867","last_page":"868"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9847999811172485,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9757000207901001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6708052158355713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6475555896759033},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5785374641418457},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5659732818603516},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4642999768257141},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.44661420583724976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3521001935005188},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33453044295310974},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27326443791389465},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27096694707870483},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15131330490112305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10121792554855347}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6708052158355713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6475555896759033},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5785374641418457},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5659732818603516},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4642999768257141},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.44661420583724976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3521001935005188},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33453044295310974},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27326443791389465},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27096694707870483},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15131330490112305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10121792554855347},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tc.1973.5009184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tc.1973.5009184","pdf_url":null,"source":{"id":"https://openalex.org/S157670870","display_name":"IEEE Transactions on Computers","issn_l":"0018-9340","issn":["0018-9340","0016-9340","1557-9956","2326-3814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2056485443","https://openalex.org/W2131381203","https://openalex.org/W2138671757"],"related_works":["https://openalex.org/W2115140794","https://openalex.org/W2041120224","https://openalex.org/W1504320321","https://openalex.org/W2067902980","https://openalex.org/W4312275919","https://openalex.org/W2338293335","https://openalex.org/W2613115449","https://openalex.org/W1970410908","https://openalex.org/W2782719366","https://openalex.org/W1518382973"],"abstract_inverted_index":{"A":[0],"more":[1],"compact":[2],"and":[3],"structured":[4],"way":[5],"of":[6,20],"obtaining":[7],"the":[8],"boundary":[9],"conditions":[10],"for":[11],"iteratively":[12],"realized":[13],"sequential":[14],"circuits":[15],"is":[16,24],"presented.":[17],"The":[18],"notion":[19],"a":[21],"``predecessor":[22],"tree''":[23],"used.":[25]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}